Alternatives and similar repositories for riscv-gcc-prebuilt

Users that are interested in riscv-gcc-prebuilt are comparing it to the libraries listed below

• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆102Updated this week
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆197Updated 3 years ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆158Updated 8 months ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆123Updated 5 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆124Updated 4 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆281Updated 2 weeks ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆218Updated 8 months ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆306Updated 9 months ago
• rafaelcalcada / rvx
  RISC-V soft-core microcontroller for FPGA implementation
  ☆187Updated last week
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆190Updated 2 weeks ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆129Updated 7 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆114Updated 4 months ago
• SpinalHDL / NaxRiscv
  ☆300Updated 2 weeks ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆160Updated 6 years ago
• riscv-ovpsim / imperas-riscv-tests
  ☆189Updated last year
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆159Updated 3 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆246Updated last year
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆190Updated last month
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆442Updated last week
• chipsalliance / VeeR-ISS
  ☆150Updated 2 years ago
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆157Updated last year
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆393Updated 5 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆90Updated last month
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆287Updated last week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆316Updated last year
• AngeloJacobo / RISC-V
  Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
  ☆117Updated last year
• ldoolitt / vhd2vl
  ☆137Updated 11 months ago
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆330Updated last month
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆103Updated 4 years ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆124Updated last week