📦 Prebuilt RISC-V GCC toolchains for x64 Linux.
☆107Feb 22, 2025Updated last year
Alternatives and similar repositories for riscv-gcc-prebuilt
Users that are interested in riscv-gcc-prebuilt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated last year
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated 3 weeks ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 3 months ago
- Hardware implementation of the SipHash short-inout PRF☆17Apr 3, 2025Updated last year
- RISC-V emulator in C☆33Jun 8, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LinuxCNC FPGA board port to LiteX☆33Jan 24, 2025Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- ☆30Jul 9, 2023Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,071May 16, 2026Updated last week
- Official Intel SOCFPGA Arm-TF repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆18May 19, 2026Updated last week
- ☆12Apr 5, 2019Updated 7 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆711Updated this week
- RISC-V Cores, SoC platforms and SoCs☆922Mar 26, 2021Updated 5 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆128Dec 17, 2023Updated 2 years ago
- PYNQ with Chisel and Rust☆26Jan 2, 2018Updated 8 years ago
- The RISC-V External Debug Security Specification☆20Updated this week
- GNU toolchain for RISC-V, including GCC☆4,496May 19, 2026Updated last week
- ☆17May 4, 2020Updated 6 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆18Oct 16, 2019Updated 6 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆94Updated this week
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- ☆27Jul 27, 2017Updated 8 years ago
- Andes DSP Library☆21May 21, 2026Updated last week
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- Run Linux on RISC-V Spike Simulator☆67Nov 21, 2025Updated 6 months ago
- RISC-V Scratchpad☆77Nov 18, 2022Updated 3 years ago
- ☆1,189May 1, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Jan 9, 2021Updated 5 years ago
- ☆201Dec 14, 2023Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆40Nov 3, 2025Updated 6 months ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Mar 10, 2026Updated 2 months ago
- Graph library for Rust☆27Aug 25, 2025Updated 9 months ago
- ☆16Jan 1, 2023Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year