📦 Prebuilt RISC-V GCC toolchains for x64 Linux.
☆107Feb 22, 2025Updated last year
Alternatives and similar repositories for riscv-gcc-prebuilt
Users that are interested in riscv-gcc-prebuilt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated last year
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 7, 2026Updated 2 weeks ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 7 months ago
- Hardware implementation of the SipHash short-inout PRF☆18Apr 3, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository that maintain the OpenBus Interface spec☆22Apr 26, 2023Updated 3 years ago
- RISC-V emulator in C☆34Jun 8, 2021Updated 5 years ago
- LinuxCNC FPGA board port to LiteX☆33Jan 24, 2025Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- ☆29Jul 9, 2023Updated 3 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,279Sep 20, 2026Updated last week
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- Integer Multiplier Generator for Verilog☆26Jul 4, 2025Updated last year
- ☆13Apr 25, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆792Updated this week
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 3 years ago
- Open Source Software development Kit for Graphics GPU for Xilinx Zu+ Platform.☆19Feb 28, 2025Updated last year
- The RISC-V External Debug Security Specification☆20Updated this week
- RISC-V Cores, SoC platforms and SoCs☆928Mar 26, 2021Updated 5 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆136Dec 17, 2023Updated 2 years ago
- PYNQ with Chisel and Rust☆26Jan 2, 2018Updated 8 years ago
- System Verilog BootCamp☆64Jan 21, 2022Updated 4 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 12 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- ☆18May 4, 2020Updated 6 years ago
- Official Intel SOCFPGA Arm-TF repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆19Sep 13, 2026Updated 2 weeks ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 8 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆100Sep 12, 2026Updated 2 weeks ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- Vision Space Technologies PC104 boards☆25Nov 10, 2021Updated 4 years ago
- ☆30Jul 27, 2017Updated 9 years ago
- blogs about Coimpiler & Virtual Machine☆12Jun 15, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- ☆1,245Updated this week
- Run Linux on RISC-V Spike Simulator☆67Nov 21, 2025Updated 10 months ago
- ☆11Jan 9, 2021Updated 5 years ago
- Graph library for Rust☆28Jul 31, 2026Updated last month
- RISC-V Scratchpad☆78Nov 18, 2022Updated 3 years ago