Documenting the Lattice ECP5 bit-stream format.
☆60May 26, 2023Updated 3 years ago
Alternatives and similar repositories for prjtrellis
Users that are interested in prjtrellis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated last month
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- ☆64Oct 10, 2023Updated 2 years ago
- ☆12Sep 4, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆83Feb 9, 2022Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- USB library for ChipWhisperer devices☆16Jun 12, 2026Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆1,704Jun 21, 2026Updated 2 weeks ago
- ☆16Aug 21, 2019Updated 6 years ago
- ☆19Jun 23, 2026Updated 2 weeks ago
- Simple 6502 system on a ULX3S FPGA board☆19Feb 26, 2020Updated 6 years ago
- A FREE comprehensive step-by-step embedded RISC-V hacking tutorial covering RISC-V Embedded Software Development to Reverse Engineering.☆26Nov 26, 2025Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OSCAR main source repository.☆16Sep 25, 2025Updated 9 months ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- High Speed Data Acquisition over HDMI - FPGA implementation☆60Jun 30, 2026Updated last week
- sources for a free graphics textbook hosted at https://math.hws.edu/graphicsbook☆23Jul 9, 2024Updated last year
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- PCB for ULX3S FPGA R&D board☆443Apr 27, 2025Updated last year
- Python extension for the GNU project debugger (GDB)☆13Mar 6, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Universal utility for programming FPGA☆1,668Jul 2, 2026Updated last week
- Real time data acquisition based on the Lattice ICEstick hardware☆14Aug 12, 2017Updated 8 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆33Updated this week
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆32Jul 7, 2024Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆16Aug 7, 2023Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,566Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆28Aug 8, 2024Updated last year
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- Zet - The x86 (IA-32) open implementation☆23Jul 17, 2014Updated 11 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 4 months ago
- USB3 PIPE interface for Xilinx 7-Series☆267Apr 3, 2026Updated 3 months ago
- ULPI Link Wrapper (USB Phy Interface)☆38May 3, 2020Updated 6 years ago