f4pga/prjtrellis external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

f4pga/prjtrellis

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/f4pga/prjtrellis)

Close

f4pga / prjtrellisView on GitHubMore

• External links
• Readme badge

Documenting the Lattice ECP5 bit-stream format.

☆59May 26, 2023Updated 2 years ago

Alternatives and similar repositories for prjtrellis

Users that are interested in prjtrellis are comparing it to the libraries listed below

• YosysHQ / prjtrellis

  View on GitHub
  Documenting the Lattice ECP5 bit-stream format.
  ☆447Feb 26, 2026Updated last week
• newaetech / naeusb

  View on GitHub
  USB library for ChipWhisperer devices
  ☆15Jan 22, 2026Updated last month
• freecores / sgmii

  View on GitHub
  SGMII
  ☆13Jul 17, 2014Updated 11 years ago
• XUANTIE-RV / opensbi

  View on GitHub
  ☆17Feb 11, 2026Updated 3 weeks ago
• antmicro / f4pga-examples

  View on GitHub
  ☆12Sep 4, 2023Updated 2 years ago
• DeadlyOS / PONY.TOWN-Client

  View on GitHub
  PonyTown Client For Windows
  ☆12Sep 19, 2016Updated 9 years ago
• YosysHQ / nextpnr

  View on GitHub
  nextpnr portable FPGA place and route tool
  ☆1,627Updated this week
• f4pga / icestorm

  View on GitHub
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆34Jan 22, 2022Updated 4 years ago
• freecores / sc2v

  View on GitHub
  SystemC to Verilog Synthesizable Subset Translator
  ☆12May 12, 2023Updated 2 years ago
• emeb / icestick_6502

  View on GitHub
  A small 6502 system build on a Lattice Icestick FPGA development board
  ☆16Jun 24, 2019Updated 6 years ago
• ElEctric-EyE / verilog-6502

  View on GitHub
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆20Feb 23, 2020Updated 6 years ago
• tommythorn / tinytapeout-4-bit-cpu

  View on GitHub
  A design for TinyTapeout
  ☆19Sep 23, 2022Updated 3 years ago
• knielsen / ice40_viewer

  View on GitHub
  ☆61Oct 10, 2023Updated 2 years ago
• emeb / ulx3s_6502

  View on GitHub
  Simple 6502 system on a ULX3S FPGA board
  ☆18Feb 26, 2020Updated 6 years ago
• f4pga / prjuray

  View on GitHub
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆82Feb 9, 2022Updated 4 years ago
• emard / ulx3s

  View on GitHub
  PCB for ULX3S FPGA R&D board
  ☆423Apr 27, 2025Updated 10 months ago
• pineapple-one / hardware-kicad

  View on GitHub
  ☆19Jun 21, 2021Updated 4 years ago
• mytechnotalent / Hacking-RISC-V

  View on GitHub
  A FREE comprehensive step-by-step embedded RISC-V hacking tutorial covering RISC-V Embedded Software Development to Reverse Engineering.
  ☆25Nov 26, 2025Updated 3 months ago
• lnis-uofu / FreePDK45-RRAM-Addon

  View on GitHub
  A RRAM addon for the NCSU FreePDK 45nm
  ☆25Jan 10, 2022Updated 4 years ago
• steve-m / hsdaoh-fpga

  View on GitHub
  High Speed Data Acquisition over HDMI - FPGA implementation
  ☆54Nov 29, 2025Updated 3 months ago
• statusfailed / elf-from-scratch

  View on GitHub
  generate an ELF64 binary from scratch
  ☆17Jan 18, 2019Updated 7 years ago
• YosysHQ / arachne-pnr

  View on GitHub
  Place and route tool for FPGAs
  ☆424Jul 28, 2019Updated 6 years ago
• trabucayre / openFPGALoader

  View on GitHub
  Universal utility for programming FPGA
  ☆1,554Feb 26, 2026Updated last week
• SymbiFlow / nextpnr

  View on GitHub
  nextpnr portable FPGA place and route tool
  ☆21Aug 21, 2024Updated last year
• XekriRedmane / amaranth-exercises

  View on GitHub
  ☆27Aug 8, 2024Updated last year
• enjoy-digital / usb3_pipe

  View on GitHub
  USB3 PIPE interface for Xilinx 7-Series
  ☆247Jan 2, 2026Updated 2 months ago
• ultraembedded / core_ulpi_wrapper

  View on GitHub
  ULPI Link Wrapper (USB Phy Interface)
  ☆35May 3, 2020Updated 5 years ago
• RadionaOrg / ulx3s-links

  View on GitHub
  List of all links you can try with ULX3S
  ☆108Oct 1, 2021Updated 4 years ago
• AnttiLukats / DIPSY

  View on GitHub
  ☆23Oct 26, 2015Updated 10 years ago
• m-labs / migen

  View on GitHub
  A Python toolbox for building complex digital hardware
  ☆1,322Jan 5, 2026Updated 2 months ago
• kelu124 / awesome-latticeFPGAs

  View on GitHub
  List of FPGA Lattice boards using open tools
  ☆349Jun 22, 2025Updated 8 months ago
• rememberSoftwares / gno6

  View on GitHub
  Translating human input as kubectl commands using LLMs powered by Yacana
  ☆12Feb 4, 2026Updated last month
• AprendeIngenia / trash-classification

  View on GitHub
  Hola, chicos en este repositorio encontrarán la programación para que puedan crear su sistema de clasificacipon de residuos con IA.
  ☆11Jan 31, 2025Updated last year
• subutai-attic / pars

  View on GitHub
  ☆31Apr 1, 2017Updated 8 years ago
• The-OpenROAD-Project-Attic / OpenROAD-Utilities

  View on GitHub
  Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project
  ☆20Aug 20, 2019Updated 6 years ago
• simonyiszk / minidemod

  View on GitHub
  A really-really simple demodulator intended to teach Software Defined Radio to newcomers.
  ☆30Oct 19, 2019Updated 6 years ago
• YosysHQ / abc

  View on GitHub
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆32Updated this week
• OpenLockIn / OLIA

  View on GitHub
  A pocket-sized digital lock-in amplifier
  ☆34Sep 29, 2023Updated 2 years ago
• marlls1989 / ascend-freepdk45

  View on GitHub
  A free standard cell library for SDDS-NCL circuits
  ☆28Mar 3, 2023Updated 3 years ago