Documenting the Lattice ECP5 bit-stream format.
☆60May 26, 2023Updated 3 years ago
Alternatives and similar repositories for prjtrellis
Users that are interested in prjtrellis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Jan 22, 2022Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆470Sep 20, 2026Updated last week
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated 2 years ago
- ☆64Oct 10, 2023Updated 2 years ago
- ☆16Aug 21, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆12Sep 4, 2023Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆86Feb 9, 2022Updated 4 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,756Updated this week
- SGMII☆14Jul 17, 2014Updated 12 years ago
- OSCAR main source repository.☆18Sep 25, 2025Updated last year
- A FREE comprehensive step-by-step embedded RISC-V hacking tutorial covering RISC-V Embedded Software Development to Reverse Engineering.☆26Nov 26, 2025Updated 10 months ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆16Jun 24, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple 6502 system on a ULX3S FPGA board☆19Feb 26, 2020Updated 6 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 6 years ago
- Place and route tool for FPGAs☆423Jul 28, 2019Updated 7 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- High Speed Data Acquisition over HDMI - FPGA implementation☆62Jun 30, 2026Updated 2 months ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- Smaller standard C libraries for embedded platforms. Based on https://keithp.com/cgit/newlib.git☆13Jan 4, 2019Updated 7 years ago
- PCB for ULX3S FPGA R&D board☆463Apr 27, 2025Updated last year
- Python extension for the GNU project debugger (GDB)☆14Mar 6, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Real time data acquisition based on the Lattice ICEstick hardware☆14Aug 12, 2017Updated 9 years ago
- Universal utility for programming FPGA☆1,741Updated this week
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆32Jul 7, 2024Updated 2 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- Yosys Open SYnthesis Suite☆4,777Updated this week
- Zet - The x86 (IA-32) open implementation☆22Jul 17, 2014Updated 12 years ago
- Spen's Official OpenOCD Mirror (no pull requests)☆12Jan 27, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A really-really simple demodulator intended to teach Software Defined Radio to newcomers.☆30Oct 19, 2019Updated 6 years ago
- ☆28Aug 8, 2024Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆36Updated this week
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- SystemC-based radar simulator to provide accurate cycle-level simulation results of commonly used SDR blocks.☆21Sep 16, 2019Updated 7 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- USB3 PIPE interface for Xilinx 7-Series☆271Apr 3, 2026Updated 5 months ago