f4pga / prjtrellisLinks
Documenting the Lattice ECP5 bit-stream format.
☆56Updated 2 years ago
Alternatives and similar repositories for prjtrellis
Users that are interested in prjtrellis are comparing it to the libraries listed below
Sorting:
- Ultimate ECP5 development board☆111Updated 6 years ago
- Example LED blinking project for your FPGA dev board of choice☆183Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated 2 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Virtual Development Board☆60Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last week
- CoreScore☆162Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆93Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- VHDL library 4 FPGAs☆181Updated this week
- FuseSoC standard core library☆147Updated 3 months ago
- FPGA Odysseus with ULX3S☆67Updated last year
- Nitro USB FPGA core☆87Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆177Updated last year
- An Open Source configuration of the Arty platform☆132Updated last year
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Updated 5 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆82Updated this week
- Logicbone ECP5 Development Board☆117Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆45Updated 2 years ago