f4pga / prjtrellisLinks
Documenting the Lattice ECP5 bit-stream format.
☆55Updated 2 years ago
Alternatives and similar repositories for prjtrellis
Users that are interested in prjtrellis are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- VHDL library 4 FPGAs☆181Updated last week
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- FPGA Odysseus with ULX3S☆68Updated last year
- Virtual Development Board☆62Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 4 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Nitro USB FPGA core☆86Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆110Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- CoreScore☆164Updated 2 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- List of all links you can try with ULX3S☆105Updated 4 years ago
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆45Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- ☆20Updated 4 years ago