f4pga / prjtrellis
Documenting the Lattice ECP5 bit-stream format.
☆54Updated last year
Alternatives and similar repositories for prjtrellis:
Users that are interested in prjtrellis are comparing it to the libraries listed below
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- Nitro USB FPGA core☆84Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆76Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated last month
- A wishbone controlled scope for FPGA's☆80Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- ☆41Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- nextpnr portable FPGA place and route tool☆20Updated 8 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆60Updated 2 years ago
- FuseSoC standard core library☆133Updated 2 weeks ago
- FPGA Odysseus with ULX3S☆64Updated last year
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- Ultimate ECP5 development board☆105Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Extensible FPGA control platform☆59Updated last year
- An Open Source configuration of the Arty platform☆129Updated last year
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated last month
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- ☆77Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago