f4pga / prjtrellisLinks
Documenting the Lattice ECP5 bit-stream format.
☆56Updated 2 years ago
Alternatives and similar repositories for prjtrellis
Users that are interested in prjtrellis are comparing it to the libraries listed below
Sorting:
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆179Updated 2 months ago
- VHDL library 4 FPGAs☆181Updated this week
- Ultimate ECP5 development board☆111Updated 6 years ago
- Nitro USB FPGA core☆87Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- This repository contains small example designs that can be used with the open source icestorm flow.☆148Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Virtual Development Board☆60Updated 3 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆49Updated 3 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Logicbone ECP5 Development Board☆117Updated 5 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- CoreScore☆159Updated 6 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- ☆110Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- FPGA Odysseus with ULX3S☆66Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago