Tutorial on building your own CPU, in Verilog
☆34Apr 25, 2022Updated 4 years ago
Alternatives and similar repositories for cpu-tutorial
Users that are interested in cpu-tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated last month
- ☆10Nov 30, 2022Updated 3 years ago
- ☆22Apr 24, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Design of a 16-Bit CPU using Verilog☆50Jun 11, 2019Updated 6 years ago
- It's a basic computer designed using VERILOG on XILINX FPGA architecture.☆15Mar 5, 2017Updated 9 years ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- ☆15Jun 28, 2021Updated 4 years ago
- A CPU simulator framework built around, and to support the other tools under, the constraints of the first principles of computing projec…☆16Feb 2, 2024Updated 2 years ago
- My projects using PIC Microcontrollers and CCS PICC Compiler (PCWHD)☆17Mar 23, 2025Updated last year
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆19May 26, 2021Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Jan 21, 2021Updated 5 years ago
- A very primitive but hopefully self-educational CPU in Verilog☆153Jan 21, 2015Updated 11 years ago
- A tutorial of cool make trick to deal with a messy source code.☆10Jul 9, 2021Updated 4 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- ROM built with CMake☆11Jan 24, 2023Updated 3 years ago
- A simple phonetic respelling for the English language☆12Dec 23, 2025Updated 4 months ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- 𝐈𝐬𝐥𝐚𝐦𝐢𝐜𝐓𝐫𝐚𝐧𝐬𝐥𝐚𝐭𝐨𝐫 is an automated solution designed to translate 𝐇𝐚𝐝𝐢𝐭𝐡𝐬 into multiple languages using the power …☆11Jan 17, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Anything I read, whether it's a paper, a book, or an article, I'll post here.☆11Feb 13, 2025Updated last year
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 4 years ago
- Assembler and IDE for NXP/Freescale/Motorola's HC11, HC12, S12, S12X, and XGATE CPUs☆22Mar 29, 2024Updated 2 years ago
- Stack Lang - stack based programming language☆10Dec 31, 2024Updated last year
- A type-safe, header-only generic vector library for C/C++ using X-Macros.☆45Dec 22, 2025Updated 4 months ago
- Provides the ILI9341 driver, part of the STM32Cube BSP Component for all STM32xx series.☆29Dec 15, 2023Updated 2 years ago
- Minimal kernel for cortex m based microcontrollers.☆11Jun 14, 2025Updated 10 months ago
- Simulator for MIPS instruction set architecture using pipelining☆14Apr 29, 2016Updated 10 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆28Mar 18, 2023Updated 3 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆65Jul 14, 2021Updated 4 years ago
- Framework for building an individual CI/CD pipeline geared towards embedded systems☆13Feb 1, 2022Updated 4 years ago
- A simple BOOTP server to support and simplify UEFI application development☆14Oct 24, 2016Updated 9 years ago
- brewin moonshine☆13May 7, 2019Updated 6 years ago
- USB uploader tool for Everdrive64☆11Apr 5, 2020Updated 6 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago