Tutorial on building your own CPU, in Verilog
☆35Apr 25, 2022Updated 4 years ago
Alternatives and similar repositories for cpu-tutorial
Users that are interested in cpu-tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25Mar 8, 2026Updated 5 months ago
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- A debian:buster-slim full-text-rss Docker Container☆13Jan 29, 2021Updated 5 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- It's a basic computer designed using VERILOG on XILINX FPGA architecture.☆16Mar 5, 2017Updated 9 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆15Jan 2, 2021Updated 5 years ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- Implementation of micro lisp☆10Oct 18, 2016Updated 9 years ago
- A CPU simulator framework built around, and to support the other tools under, the constraints of the first principles of computing projec…☆16Jun 15, 2026Updated last month
- RISCV CPU implementation in SystemVerilog☆32Jul 24, 2026Updated 2 weeks ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Simulator for MIPS instruction set architecture using pipelining☆14Apr 29, 2016Updated 10 years ago
- A toy c compiler written in python☆12Jan 9, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A tutorial of cool make trick to deal with a messy source code.☆10Jul 9, 2021Updated 5 years ago
- A very primitive but hopefully self-educational CPU in Verilog☆154Jan 21, 2015Updated 11 years ago
- a programming language with channels and coroutines/threads☆10Jun 1, 2026Updated 2 months ago
- Anything I read, whether it's a paper, a book, or an article, I'll post here.☆11Feb 13, 2025Updated last year
- implementation of memory allocation functions in c (malloc , free , realloc , calloc) using unix syscalls☆11Apr 6, 2025Updated last year
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- Stack Lang - stack based programming language☆10Dec 31, 2024Updated last year
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 4 months ago
- Minimal kernel for cortex m based microcontrollers.☆11Jun 14, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 7 Segments Clock project (HW & SW) using ATMEGA328 microcontroller with Atmel Studio IDE☆11Mar 17, 2017Updated 9 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆32Mar 18, 2023Updated 3 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆68Jul 14, 2021Updated 5 years ago
- a simple wii homebrew application demonstrating a simple gba input viewer☆11Apr 22, 2016Updated 10 years ago
- ☆23Apr 24, 2026Updated 3 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 10 months ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- brewin moonshine☆13May 7, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A simple BOOTP server to support and simplify UEFI application development☆14Oct 24, 2016Updated 9 years ago
- CI4/CI8 N64 Graphics Viewer/Editor☆10Apr 13, 2020Updated 6 years ago
- IRIX script to clone an IRIX XFS disk☆12Apr 11, 2023Updated 3 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- ☆13Feb 1, 2024Updated 2 years ago
- Intelligence at the edge - Neural Networks on Embedded Devices☆13Feb 25, 2018Updated 8 years ago