hughperkins / cpu-tutorialLinks
Tutorial on building your own CPU, in Verilog
☆33Updated 3 years ago
Alternatives and similar repositories for cpu-tutorial
Users that are interested in cpu-tutorial are comparing it to the libraries listed below
Sorting:
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- RISC-V microcontroller IP core developed in Verilog☆175Updated 2 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆49Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆110Updated 4 years ago
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- Simple 8-bit UART realization on Verilog HDL.☆106Updated last year
- NucleusRV - A 32-bit 5 staged pipelined risc-v core.☆66Updated 2 months ago
- A simple 8-bit computer build in Verilog.☆63Updated 3 weeks ago
- RISC-V Dynamic Debugging Tool☆46Updated 2 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆148Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 7 months ago
- Standalone C compiler for RISC-V and ARM☆87Updated last year
- ☆59Updated 3 years ago
- Verilog implementation of various types of CPUs☆57Updated 5 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- A simple implementation of a UART modem in Verilog.☆137Updated 3 years ago
- It contains a curated list of awesome RISC-V Resources.☆224Updated 5 months ago
- 64-bit multicore Linux-capable RISC-V processor☆94Updated last month
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆135Updated 3 years ago
- Simple runtime for Pulp platforms☆48Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated last month
- Generic Register Interface (contains various adapters)☆121Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆259Updated 2 months ago
- Custom 64-bit pipelined RISC processor☆18Updated 11 months ago
- Basic RISC-V Test SoC☆132Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆58Updated last week
- Another tiny RISC-V implementation☆56Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year