Tutorial on building your own CPU, in Verilog
☆39Apr 25, 2022Updated 4 years ago
Alternatives and similar repositories for cpu-tutorial
Users that are interested in cpu-tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 5 months ago
- ☆16Jun 28, 2021Updated 5 years ago
- ☆27Mar 8, 2026Updated 5 months ago
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- A debian:buster-slim full-text-rss Docker Container☆13Jan 29, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Design of a 16-Bit CPU using Verilog☆48Jun 11, 2019Updated 7 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated 2 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆33Aug 15, 2025Updated last year
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆15Jan 2, 2021Updated 5 years ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- Implementation of micro lisp☆10Oct 18, 2016Updated 9 years ago
- Experimental implementation of a meta-hybrid JIT compiler mixing trace- and method-based compilation strategies.☆34Apr 8, 2026Updated 4 months ago
- Custom dashboard in car that reads OBD2 via bluetooth☆24Sep 8, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Simulator for MIPS instruction set architecture using pipelining☆14Apr 29, 2016Updated 10 years ago
- A toy c compiler written in python☆12Jan 9, 2024Updated 2 years ago
- My projects using PIC Microcontrollers and CCS PICC Compiler (PCWHD)☆16Mar 23, 2025Updated last year
- A very primitive but hopefully self-educational CPU in Verilog☆155Jan 21, 2015Updated 11 years ago
- Version 1.1 of my 8-bit, TTL computer.☆21Jun 17, 2026Updated 2 months ago
- a programming language with channels and coroutines/threads☆10Jun 1, 2026Updated 2 months ago
- Haskell bindings to binaryen.☆14Apr 27, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- implementation of memory allocation functions in c (malloc , free , realloc , calloc) using unix syscalls☆11Apr 6, 2025Updated last year
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 5 years ago
- Stack Lang - stack based programming language☆10Dec 31, 2024Updated last year
- Minimal kernel for cortex m based microcontrollers.☆11Jun 14, 2025Updated last year
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 5 months ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆68Jul 14, 2021Updated 5 years ago
- a simple wii homebrew application demonstrating a simple gba input viewer☆11Apr 22, 2016Updated 10 years ago
- ☆23Apr 24, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is a portable, open source emulator of the 32-bit Inmos Transputer family, and a host I/O server that interfaces it to a host OS, pr…☆23Aug 18, 2026Updated last week
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 10 months ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- A simple BOOTP server to support and simplify UEFI application development☆14Oct 24, 2016Updated 9 years ago
- IRIX script to clone an IRIX XFS disk☆12Apr 11, 2023Updated 3 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago