Alternatives and similar repositories for Analog-Design-Modelling

Users that are interested in Analog-Design-Modelling are comparing it to the libraries listed below

• regymm / SqueakyBoard
  My self-designed ZYNQ-7010 4-layer developement board.
  ☆34Updated 4 years ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆35Updated 4 years ago
• controlpaths / litefury_rp5
  Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1
  ☆37Updated last year
• Stanlazy / ZYNQ_Ruler
  Yet Another XC7Z010 Board
  ☆17Updated 3 years ago
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆45Updated 3 years ago
• RHSResearchLLC / xvcd
  Xilinx Virtual Cable Daemon
  ☆20Updated 6 years ago
• jsloan256 / titan
  Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.
  ☆21Updated 10 years ago
• enjoy-digital / thunderscope
  LiteX based FPGA gateware for Thunderscope.
  ☆28Updated 2 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆36Updated 5 years ago
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆35Updated 7 years ago
• controlpaths / blog
  Projects published on controlpaths.com and hackster.io
  ☆42Updated 3 years ago
• INTI-CMNB / Lattuino_IP_Core
  An Arduino UNO compatible implementation for the iCE40 FPGAs
  ☆20Updated 5 years ago
• EEVengers / libtslitex
  This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe
  ☆11Updated last month
• ZipCPU / arrowzip
  A ZipCPU based demonstration of the MAX1000 FPGA board
  ☆23Updated 4 years ago
• Digilent / Arty-A7-35-XADC
  ☆19Updated 5 years ago
• f32c / arduino
  FPGArduino source
  ☆70Updated 6 years ago
• controlpaths / cp_som_one
  Artix7 SOM
  ☆18Updated last year
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆18Updated 5 years ago
• Stanlazy / 7z010_ddr
  4-Layer XC7Z010 DDR3 Layout
  ☆18Updated 4 years ago
• hydrausb3 / wch-ch569-serdes
  WCH CH569 SerDes Reverse Engineering
  ☆30Updated 3 years ago
• ultraembedded / core_ulpi_wrapper
  ULPI Link Wrapper (USB Phy Interface)
  ☆34Updated 5 years ago
• mmicko / fpga101-workshop
  FPGA 101 - Workshop materials
  ☆78Updated 6 years ago
• pointhi / kicad-python
  KiCad Python abstraction layer
  ☆31Updated 4 years ago
• AnttiLukats / HackaZynq
  Open Source ZYNQ Board
  ☆31Updated 10 years ago
• mattvenn / first-fpga-pcb
  FPGA dev board based on Lattice iCE40 8k
  ☆77Updated 5 years ago
• folknology / IceCore
  IceCore Ice40 HX based modular core
  ☆47Updated 5 years ago
• VHDPlus / VHDPlus_Libraries_and_Examples
  This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…
  ☆20Updated last year
• mnentwig / busbridge3
  Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency
  ☆20Updated 6 years ago
• eez-open / CF-DIC
  Current-fed dual inductor converter with wide input and output voltage range
  ☆20Updated 6 years ago
• freecores / freecores.github.io
  Freecores website
  ☆19Updated 9 years ago