Alternatives and similar repositories for Analog-Design-Modelling

Users that are interested in Analog-Design-Modelling are comparing it to the libraries listed below

• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆17Updated 4 years ago
• freecores / freecores.github.io
  Freecores website
  ☆19Updated 8 years ago
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆33Updated 6 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆58Updated last week
• RHSResearchLLC / xvcd
  Xilinx Virtual Cable Daemon
  ☆20Updated 5 years ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆36Updated 6 years ago
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆42Updated 2 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆24Updated 3 years ago
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆19Updated last month
• freecores / wb_builder
  WISHBONE Builder
  ☆14Updated 8 years ago
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆42Updated last year
• micro-FPGA / CRUVI
  CRUVI Standard Specifications
  ☆19Updated last year
• dawsonjon / chips_v
  RISC-V System on Chip Builder
  ☆12Updated 4 years ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆33Updated 3 years ago
• xesscorp / XuLA
  Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.
  ☆37Updated 11 years ago
• ZipCPU / arrowzip
  A ZipCPU based demonstration of the MAX1000 FPGA board
  ☆22Updated 4 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated last year
• mmicko / fpga101-workshop
  FPGA 101 - Workshop materials
  ☆75Updated 6 years ago
• Digilent / Arty-A7-35-XADC
  ☆19Updated 4 years ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆21Updated 7 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆51Updated last year
• KindaM3h / SpaceVNXBaseBoard
  SpaceVNX (VITA 74.4) carrier based on Zynq-7000.
  ☆13Updated 2 years ago
• DaveBerkeley / serv_soc
  SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.
  ☆31Updated 4 years ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆36Updated 3 years ago
• HarmonInstruments / verilog
  ☆20Updated 2 years ago
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆23Updated 9 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆12Updated 8 months ago
• regymm / SqueakyBoard
  My self-designed ZYNQ-7010 4-layer developement board.
  ☆31Updated 3 years ago
• akukulanski / ADC_Sigma_Delta_VHDL
  Sigma-Delta Analog to Digital Converter in FPGA (VHDL)
  ☆16Updated 7 years ago
• ZipCPU / wbi2c
  Wishbone controlled I2C controllers
  ☆49Updated 6 months ago