varunnagpaal / Analog-Design-Modelling
Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)
☆23Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Analog-Design-Modelling
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- USB 1.1 Device IP Core☆18Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- My self-designed ZYNQ-7010 4-layer developement board.☆28Updated 3 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- Projects published on controlpaths.com and hackster.io☆39Updated 2 years ago
- FPGArduino binary☆13Updated 5 years ago
- Freecores website☆19Updated 7 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- SPICE based IBIS simulation☆14Updated 2 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆34Updated 6 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 6 years ago
- Control a MIPI Camera over I2C☆21Updated 4 years ago
- Xilinx Virtual Cable Daemon☆19Updated 4 years ago
- Triple Modular Redundancy☆23Updated 5 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆43Updated 3 years ago
- ☆18Updated 4 years ago
- Synthesiser for Asynchronous Verilog Language☆19Updated 10 years ago
- ChipTools is a utility to automate FPGA build and verification☆24Updated 3 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆34Updated 2 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 8 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- Python based IBIS parser☆21Updated 2 years ago
- Small footprint and configurable SPI core☆39Updated this week
- WISHBONE Builder☆13Updated 8 years ago
- Extensible FPGA control platform☆53Updated last year
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆10Updated 3 years ago