YoWASP / clang
Unofficial clang WebAssembly packages
☆16Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for clang
- Unofficial Yosys WebAssembly packages☆66Updated this week
- WebAssembly-based Yosys distribution for Amaranth HDL☆25Updated last month
- HDL development environment on Nix.☆23Updated 3 weeks ago
- ☆14Updated 8 months ago
- ☆16Updated 3 years ago
- Sled System Emulator☆28Updated this week
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆32Updated 9 months ago
- RFCs for changes to the Amaranth language and standard components☆17Updated last month
- Playground for experimenting with and sharing short Amaranth programs on the web☆13Updated 2 weeks ago
- YoWASP toolchain for Visual Studio Code☆16Updated 5 months ago
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- Symbolic execution of LLVM IR☆13Updated 10 months ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- A Lock Free Bipartite Buffer Library written in standard C++11☆11Updated last year
- Language for composable analysis and generation of digital, analog, and RF signals☆53Updated last month
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆11Updated 7 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- C++ REPL for bare-metal embedded devices☆25Updated last year
- Sticky sticky PCI☆10Updated 6 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆13Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- memory-mapped registers for x86_64 systems☆31Updated 3 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 2 years ago
- Verilator Porcelain☆37Updated last year
- ☆29Updated last year
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated 9 months ago
- Quite OK image compression Verilog implementation☆15Updated 5 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆25Updated this week