Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.
☆94Feb 9, 2026Updated 3 months ago
Alternatives and similar repositories for HDL-Coder-Self-Guided-Tutorial
Users that are interested in HDL-Coder-Self-Guided-Tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are pro…☆79Jul 26, 2023Updated 2 years ago
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆50Jun 22, 2019Updated 6 years ago
- A collection of Opal Kelly provided design resources☆18Nov 7, 2025Updated 6 months ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆34Aug 7, 2021Updated 4 years ago
- ☆29May 5, 2022Updated 4 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Dec 10, 2021Updated 4 years ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 9 months ago
- This buildroot fork contains customized recipes for generating AMD-Xilinx SoC and Intel SoC embedded Linux images for use with MathWorks …☆32Nov 17, 2025Updated 6 months ago
- VHDL PCIe Transceiver☆33Jul 2, 2020Updated 5 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- This extension will assist you creating Bode plot of rational transfer functions using inkscape☆16Aug 7, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- % Phased Array Antenna, Radiation Pattern and Array Configuration % Phased array consisting of N lined up individual isotropic antennas …☆14Oct 28, 2017Updated 8 years ago
- ☆13Nov 5, 2024Updated last year
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 5 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- Modelling An Antenna Array: Using Python programming language- Numpy and Matplotlib. Directing radio waves in a particular direction by …☆13Apr 10, 2022Updated 4 years ago
- MATLAB toolbox for ADI high speed converter products☆25Mar 27, 2026Updated last month
- Files for the MATLAB & Simulink Racing Lounge code generation tutorials☆20Jul 18, 2023Updated 2 years ago
- UESTC-雷达信号产生与处理的设计与验证☆19Jun 6, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated last month
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆263Jun 6, 2023Updated 2 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VUnit GitHub action☆19May 23, 2021Updated 4 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- AMD University Program HLS tutorial☆126Oct 28, 2024Updated last year
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- The implementation of AD9371 on KC705☆20Jun 10, 2025Updated 11 months ago
- VHDL I2S transmitter☆16Oct 29, 2018Updated 7 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Oct 6, 2025Updated 7 months ago