This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe
☆11Feb 22, 2026Updated last month
Alternatives and similar repositories for libtslitex
Users that are interested in libtslitex are comparing it to the libraries listed below
Sorting:
- LiteX based FPGA gateware for Thunderscope.☆28Mar 16, 2026Updated last week
- ☆20Jan 26, 2026Updated last month
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- macos driverkit driver for litepcie☆14Jan 3, 2025Updated last year
- FPGA for uSDR☆21Feb 22, 2026Updated last month
- Client application for populating the community-driven OpenCL database☆30Mar 1, 2026Updated 3 weeks ago
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 3 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last month
- ☆16Mar 18, 2024Updated 2 years ago
- A basic GPU for altera FPGAs☆90Sep 18, 2019Updated 6 years ago
- https://antmicro.com/blog/2021/08/open-hardware-smart-m2-radio-module-for-iot/☆28Aug 7, 2023Updated 2 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- ☆36Feb 19, 2017Updated 9 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- High Speed Data Acquisition over HDMI - FPGA implementation☆54Mar 8, 2026Updated 2 weeks ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 2 years ago
- The sources of the online SpinalHDL doc☆30Mar 6, 2026Updated 2 weeks ago
- A simple TCP socket library for system verilog. Using the system verilog DPI, allows the user to read / write lines from a TCP socket con…☆19Apr 17, 2024Updated last year
- Faust major mode for editing faust code (.dsp files)☆16Oct 4, 2020Updated 5 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago
- Page Clipper Bookmarklet☆21Nov 14, 2015Updated 10 years ago
- FPGA Software for the Probe-Scope☆19Aug 25, 2019Updated 6 years ago
- Utility to forward SocketCAN canbus traffic over UDP to Cangaroo and other applications☆26Mar 8, 2023Updated 3 years ago
- The project is tailored for quick audio start-up with the SHARC Audio Module board. It uses the various reusable component building block…☆15Oct 29, 2025Updated 4 months ago
- The Faust Online Documentation☆12Updated this week
- A C++ wrapper for the Apple metal-cpp library to make it easier to run compute kernels on the GPU☆11Jun 11, 2025Updated 9 months ago
- ☆16Updated this week
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Cadence Audio Framework - Hostless☆13Apr 12, 2022Updated 3 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 2 months ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆12Aug 23, 2024Updated last year
- Frequency-dependent F-number for pulse-echo ultrasound imaging with linear arrays☆44Oct 5, 2025Updated 5 months ago
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Updated this week