lvillasen / RedPitaya-Hello-World-FPGA
Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilog.
☆11Updated 3 months ago
Alternatives and similar repositories for RedPitaya-Hello-World-FPGA:
Users that are interested in RedPitaya-Hello-World-FPGA are comparing it to the libraries listed below
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆38Updated last week
- Transform the Red Pitaya in an acquisition card☆29Updated 3 years ago
- Collections of guides and projects related to testing RedPitaya☆52Updated 5 years ago
- ☆18Updated 2 years ago
- ☆33Updated 5 months ago
- SDK for FPGA / Linux Instruments☆99Updated 2 weeks ago
- Repository for FPGA projects☆49Updated 5 months ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆41Updated 10 months ago
- Notes on STEMlab 122.88-16 SDR☆72Updated 4 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- CST design files of antennas used in my researches and projects.☆113Updated 5 years ago
- RF electronics engineering ecosystem☆25Updated 3 years ago
- Notes on the Red Pitaya Open Source Instrument☆355Updated last month
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆34Updated 6 months ago
- This is a open source hardware (and software) RF Signal Generator using readily available off the shelf-components.☆11Updated 5 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated 2 weeks ago
- Red Pitaya Ecosystem and Applications☆15Updated 8 years ago
- Python API and interactive web applications☆26Updated 7 months ago
- migen + misoc + redpitaya = digital servo☆39Updated 6 years ago
- Under development open hardware microwave vector network analyzer☆192Updated last year
- MATLAB scripts for NanoVNA vector network analyzer. Connect, save S2P, display Logmag, Smith chart and TDR step response☆20Updated 5 years ago
- ☆11Updated last year
- Python productivity for RFSoC platforms☆65Updated 10 months ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 9 months ago
- ☆28Updated 5 years ago
- Tutorials available here:☆37Updated last month
- Digital Signal Processing in Radio Astronomy☆27Updated last year
- AD9361 based USB3 SDR☆102Updated 7 years ago