BrianHGinc / BrianHG-DDR3-ControllerLinks
DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.
☆80Updated last year
Alternatives and similar repositories for BrianHG-DDR3-Controller
Users that are interested in BrianHG-DDR3-Controller are comparing it to the libraries listed below
Sorting:
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- UART 16550 core☆37Updated 11 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- Portable HyperRAM controller☆59Updated 9 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 8 months ago
- Verilog wishbone components☆118Updated last year
- DisplayPort IP-core☆75Updated 2 weeks ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- MIPI DSI controller☆79Updated 3 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- YPCB-00338-1P1 Hack☆69Updated 9 months ago
- USB Full Speed PHY☆46Updated 5 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆65Updated 4 years ago
- JTAG Test Access Port (TAP)☆36Updated 11 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago