BrianHGinc / BrianHG-DDR3-ControllerLinks
DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.
☆78Updated last year
Alternatives and similar repositories for BrianHG-DDR3-Controller
Users that are interested in BrianHG-DDR3-Controller are comparing it to the libraries listed below
Sorting:
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- UART 16550 core☆37Updated 10 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆123Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Another tiny RISC-V implementation☆55Updated 3 years ago