DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.
☆89Apr 8, 2024Updated 2 years ago
Alternatives and similar repositories for BrianHG-DDR3-Controller
Users that are interested in BrianHG-DDR3-Controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆589Oct 10, 2021Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆94Feb 28, 2018Updated 8 years ago
- Code to support porting MiST cores to other boards.☆48Feb 26, 2026Updated 2 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 7 years ago
- ☆16Apr 17, 2021Updated 5 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆51Jul 29, 2023Updated 2 years ago
- A simple DDR3 memory controller☆63Jan 9, 2023Updated 3 years ago
- Opensource DDR3 Controller☆430Jan 18, 2026Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Elan Enterprise FPGA implementation☆12May 12, 2024Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆81Dec 1, 2022Updated 3 years ago
- PCXT by spark2k06 deMiSTified☆20Mar 22, 2024Updated 2 years ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 8 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- YM-2149 / AY-3-8910 Complex Sound Generator FPGA core.☆38Jan 4, 2023Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆25Sep 12, 2021Updated 4 years ago
- WCH CH56x BSP for HydraUSB3 v1 hardware☆19Mar 4, 2024Updated 2 years ago
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆22Feb 1, 2022Updated 4 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- Documentation and tools related to DECA FPGA board☆22Jan 14, 2024Updated 2 years ago
- ☆19Feb 23, 2022Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆74Apr 22, 2026Updated 2 weeks ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- Verilog clone of YM2149☆45Feb 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Intel Quartus Prime Synthesis Engine for Docker☆56Feb 19, 2024Updated 2 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 4 months ago
- NeoGeo FPGA☆12Jul 20, 2025Updated 9 months ago
- Another size-optimized RISC-V CPU for your consideration.☆61Mar 24, 2026Updated last month
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Sep 8, 2022Updated 3 years ago