BrianHGinc / BrianHG-DDR3-ControllerView external linksLinks
DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.
☆86Apr 8, 2024Updated last year
Alternatives and similar repositories for BrianHG-DDR3-Controller
Users that are interested in BrianHG-DDR3-Controller are comparing it to the libraries listed below
Sorting:
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆563Oct 10, 2021Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- Code to support porting MiST cores to other boards.☆47Apr 19, 2025Updated 9 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆85Feb 28, 2018Updated 7 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- Opensource DDR3 Controller☆416Jan 18, 2026Updated 3 weeks ago
- ☆17Apr 7, 2022Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Dec 1, 2022Updated 3 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆50Jul 29, 2023Updated 2 years ago
- ☆25Sep 12, 2021Updated 4 years ago
- PCXT by spark2k06 deMiSTified☆21Mar 22, 2024Updated last year
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 4 months ago
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated 10 months ago
- Elan Enterprise FPGA implementation☆12May 12, 2024Updated last year
- WCH CH56x BSP for HydraUSB3 v1 hardware☆17Mar 4, 2024Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 5 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 2 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- YM-2149 / AY-3-8910 Complex Sound Generator FPGA core.☆33Jan 4, 2023Updated 3 years ago
- Intel Quartus Prime Synthesis Engine for Docker☆53Feb 19, 2024Updated last year
- ☆16Jan 23, 2025Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- Spen's Official OpenOCD Mirror☆51Mar 10, 2025Updated 11 months ago