BrianHGinc / BrianHG-DDR3-Controller
DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.
☆69Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for BrianHG-DDR3-Controller
- A set of Wishbone Controlled SPI Flash Controllers☆75Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- Small (Q)SPI flash memory programmer in Verilog☆55Updated 2 years ago
- UART -> AXI Bridge☆55Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆57Updated 2 years ago
- Portable HyperRAM controller☆48Updated 2 weeks ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆87Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆61Updated last year
- TCP/IP controlled VPI JTAG Interface.☆59Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆73Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆78Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- USB 2.0 Device IP Core☆52Updated 7 years ago
- DisplayPort IP-core☆50Updated 2 weeks ago
- Another tiny RISC-V implementation☆52Updated 3 years ago
- Opensource DDR3 Controller☆203Updated last week
- ☆57Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆44Updated this week
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆27Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆32Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆25Updated 9 years ago
- Verilog SPI master and slave☆46Updated 8 years ago