stnolting / captouch

Related projects ⓘ

Alternatives and complementary repositories for captouch

• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated 10 months ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆121Updated 2 months ago
• im-tomu / foboot
  Bootloader for Fomu
  ☆100Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 5 years ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆71Updated last year
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆56Updated 2 months ago
• olofk / vidbo
  Virtual Development Board
  ☆58Updated 2 years ago
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆170Updated last month
• olofk / corescore
  CoreScore
  ☆139Updated 2 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆84Updated last month
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• litex-hub / litevideo
  Small footprint and configurable video cores (Deprecated)
  ☆70Updated 3 years ago
• emeb / up5k_osc
  ☆31Updated 3 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆216Updated last month
• pieter3d / simview
  ☆76Updated 8 months ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated 11 months ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆41Updated 2 years ago
• stnolting / wb_spi_bridge
  🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
  ☆21Updated 2 years ago
• im-tomu / fomu-toolchain
  A collection of tools for developing for Fomu
  ☆81Updated 2 years ago
• mattvenn / wokwi-verilog-gds-test
  ☆54Updated 2 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆112Updated 2 weeks ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆204Updated 7 months ago
• ulx3s / ulx3s-toolchain
  ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts
  ☆39Updated 4 years ago
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆103Updated last year
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 2 years ago
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆104Updated 6 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆74Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆115Updated last month