stnolting / captouch
👇 Add capacitive touch buttons to any FPGA!
☆103Updated 3 years ago
Alternatives and similar repositories for captouch:
Users that are interested in captouch are comparing it to the libraries listed below
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆84Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- WIP 100BASE-TX PHY☆74Updated 4 months ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆124Updated 7 months ago
- Bootloader for Fomu☆101Updated 2 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- Web-based HDL diagramming tool☆79Updated last year
- A hardware-optimized high-quality pseudorandom number generator☆36Updated last year
- ☆77Updated last year
- Small footprint and configurable video cores (Deprecated)☆71Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- ☆55Updated 2 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆135Updated 2 weeks ago
- Virtual Development Board☆59Updated 3 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆175Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- CoreScore☆149Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Playground for VGA projects on Tiny Tapeout☆60Updated last month
- Betrusted embedded controller (UP5K)☆45Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆210Updated last year
- A collection of tools for developing for Fomu☆82Updated 2 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆29Updated 3 weeks ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- ☆31Updated 4 months ago