Alternatives and similar repositories for captouch

Users that are interested in captouch are comparing it to the libraries listed below

• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆148Updated 2 weeks ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆77Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆88Updated 6 years ago
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆198Updated 2 weeks ago
• olofk / corescore
  CoreScore
  ☆172Updated 2 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 4 years ago
• im-tomu / foboot
  Bootloader for Fomu
  ☆104Updated 3 years ago
• im-tomu / valentyusb
  FPGA USB stack written in LiteX
  ☆132Updated 3 years ago
• chipforge / StdCellLib
  Copyleftist's Standard Cell Library
  ☆100Updated last year
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 3 years ago
• litex-hub / litevideo
  Small footprint and configurable video cores (Deprecated)
  ☆73Updated 4 years ago
• gatecat / TrellisBoard
  Ultimate ECP5 development board
  ☆116Updated 6 years ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆185Updated this week
• olofk / vidbo
  Virtual Development Board
  ☆64Updated 4 years ago
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆108Updated last year
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆147Updated 3 weeks ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆273Updated 3 weeks ago
• oskirby / logicbone
  Logicbone ECP5 Development Board
  ☆119Updated 5 years ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆69Updated this week
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated last year
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆190Updated last week
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆47Updated last year
• timvideos / litex-buildenv
  An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!
  ☆219Updated 3 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• nullobject / sdram-fpga
  A FPGA core for a simple SDRAM controller.
  ☆122Updated 4 years ago
• ulx3s / fpga-odysseus
  FPGA Odysseus with ULX3S
  ☆69Updated 2 years ago
• ulx3s / ulx3s-toolchain
  ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts
  ☆39Updated 5 years ago
• SymbiFlow / yosys
  SymbiFlow WIP changes for Yosys Open SYnthesis Suite
  ☆40Updated last year