ucb-bar / uciedigitalLinks
Pure digital components of a UCIe controller
☆67Updated last month
Alternatives and similar repositories for uciedigital
Users that are interested in uciedigital are comparing it to the libraries listed below
Sorting:
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- ☆77Updated 10 years ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- ☆52Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Public release☆57Updated 5 years ago
- ☆34Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆188Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆64Updated 4 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- Learn systemC with examples☆119Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- ☆60Updated 2 years ago