ucb-bar / uciedigitalLinks
An open-source UCIe controller implementation
☆79Updated this week
Alternatives and similar repositories for uciedigital
Users that are interested in uciedigital are comparing it to the libraries listed below
Sorting:
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- ☆57Updated 6 years ago
- Vector processor for RISC-V vector ISA☆133Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆196Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆255Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last week
- Advanced Architecture Labs with CVA6☆71Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆79Updated 11 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- ☆70Updated 4 years ago
- Public release☆58Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- HLS for Networks-on-Chip☆38Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆131Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- ☆39Updated 6 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆140Updated 7 years ago
- Learn systemC with examples☆125Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆183Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- BlackParrot on Zynq☆47Updated last week