ucb-bar / uciedigitalLinks
An open-source UCIe controller implementation
☆81Updated this week
Alternatives and similar repositories for uciedigital
Users that are interested in uciedigital are comparing it to the libraries listed below
Sorting:
- A Chisel RTL generator for network-on-chip interconnects☆223Updated 2 months ago
- ☆57Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated 3 weeks ago
- ☆70Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆201Updated 4 months ago
- Vector processor for RISC-V vector ISA☆134Updated 5 years ago
- Advanced Architecture Labs with CVA6☆72Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- ☆80Updated 11 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- A verilog implementation for Network-on-Chip☆79Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Public release☆58Updated 6 years ago
- ☆40Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆135Updated 10 months ago
- A Fast, Low-Overhead On-chip Network☆259Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆66Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆190Updated 3 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆206Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- Learn systemC with examples☆126Updated 3 years ago
- ☆67Updated 3 years ago