ucb-bar / uciedigitalLinks
Pure digital components of a UCIe controller
☆64Updated this week
Alternatives and similar repositories for uciedigital
Users that are interested in uciedigital are comparing it to the libraries listed below
Sorting:
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆51Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated this week
- ☆76Updated 10 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Advanced Architecture Labs with CVA6☆65Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆169Updated 3 weeks ago
- ☆61Updated 4 years ago
- Public release☆53Updated 5 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆34Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆161Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆214Updated this week
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆78Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 3 years ago
- BlackParrot on Zynq☆43Updated 4 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- A verilog implementation for Network-on-Chip☆74Updated 7 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆65Updated 5 years ago
- ☆47Updated 2 months ago
- A dynamic verification library for Chisel.☆152Updated 8 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆168Updated 7 months ago
- Network on Chip Implementation written in SytemVerilog☆183Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago