ucb-bar / uciedigitalLinks
Pure digital components of a UCIe controller
☆66Updated 3 weeks ago
Alternatives and similar repositories for uciedigital
Users that are interested in uciedigital are comparing it to the libraries listed below
Sorting:
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- ☆52Updated 6 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- ☆77Updated 10 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- ☆34Updated 6 years ago
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆88Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆62Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Public release☆57Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆104Updated 5 months ago
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- A Fast, Low-Overhead On-chip Network☆216Updated last week
- ☆66Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆59Updated 2 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- ☆81Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago