ucb-bar / uciedigitalLinks
Pure digital components of a UCIe controller
☆71Updated 3 weeks ago
Alternatives and similar repositories for uciedigital
Users that are interested in uciedigital are comparing it to the libraries listed below
Sorting:
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- ☆78Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆36Updated 6 years ago
- ☆66Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- HLS for Networks-on-Chip☆36Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Learn systemC with examples☆121Updated 2 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆54Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆66Updated 3 years ago
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- Public release☆56Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated last year
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year