ucb-bar / uciedigitalLinks
Pure digital components of a UCIe controller
☆75Updated last week
Alternatives and similar repositories for uciedigital
Users that are interested in uciedigital are comparing it to the libraries listed below
Sorting:
- A Chisel RTL generator for network-on-chip interconnects☆218Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆178Updated 2 months ago
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆78Updated 11 years ago
- ☆56Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Advanced Architecture Labs with CVA6☆70Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆122Updated 8 months ago
- A Fast, Low-Overhead On-chip Network☆232Updated 2 weeks ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- ☆67Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆193Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- ☆66Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆186Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- Public release☆57Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Learn systemC with examples☆123Updated 2 years ago
- ☆37Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- ☆65Updated 3 years ago