Basic VCD comparison tool, for Verilator testing
☆22Feb 24, 2026Updated this week
Alternatives and similar repositories for vcddiff
Users that are interested in vcddiff are comparing it to the libraries listed below
Sorting:
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated last month
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Provides Movie Recommendations on the MovieLens ml-100k dataset using Collaborative Filtering☆11Nov 14, 2013Updated 12 years ago
- Data frames for Common Lisp☆37Feb 2, 2026Updated last month
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- CMod-S6 SoC☆45Jan 6, 2018Updated 8 years ago
- Common Lisp package for simple two dimensional computational geometry.☆51Feb 1, 2016Updated 10 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- ☆20May 8, 2012Updated 13 years ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- Online Binary Image Index☆13Nov 14, 2016Updated 9 years ago
- Intel(R) Distribution for GDB*☆15Jan 26, 2026Updated last month
- This tool automates and facilitates an Differential fault analysis attack on AES 128 with a fault injected between the 2 last MixColumns☆13Nov 9, 2022Updated 3 years ago
- Reborn cscope extension for emacs☆10Apr 21, 2024Updated last year
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- GitHub action to produce a SBOM report from a given Black Duck project☆12Feb 5, 2026Updated 3 weeks ago
- Balance Calculator for Oxygen Not Included☆11Jan 4, 2022Updated 4 years ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆282Jan 18, 2026Updated last month
- test VOR receivers with GNU Radio (GRC graph) and HackRF One☆10Oct 29, 2023Updated 2 years ago
- Verified visual schematics for all SKY130 Cells☆12Feb 2, 2026Updated last month
- ☆10Apr 8, 2021Updated 4 years ago
- An (incomplete) Common Lisp implementation of the iCalendar RFC5545 specification.☆14Apr 19, 2019Updated 6 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- Preview anything at point.☆11Jan 1, 2026Updated 2 months ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Outdated. See https://github.com/saleae/jtag-analyzer for the official Saleae JTAG Analyzer☆12May 21, 2018Updated 7 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- automating the zig release process☆11Nov 19, 2025Updated 3 months ago
- core placement optimization☆13Dec 25, 2021Updated 4 years ago
- Generate C++ method implementations from declarations☆17Aug 5, 2025Updated 6 months ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Help to comply with the Google C++ Style Guide on Emacs with flymake☆11Nov 21, 2025Updated 3 months ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 8 years ago