Alternatives and similar repositories for openjtag-project

Users that are interested in openjtag-project are comparing it to the libraries listed below

• swetland / jtag-mpsse
  JTAG Tools For FTDI MPSSE Transports
  ☆12Updated 11 years ago
• tomverbeure / bscan_tools
  Various JTAG boundary scan tools
  ☆36Updated 4 years ago
• swetland / jtag
  simple commandline jtag stuff
  ☆33Updated 7 years ago
• isabekov / fireprog
  A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter
  ☆16Updated 4 years ago
• mithro / ixo-usb-jtag
  usb-jtag - Altera USB Blaster Emulation with a FX2
  ☆72Updated 4 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆56Updated 2 years ago
• PulseRain / PulseRain_FP51_MCU
  PulseRain FP51 MCU, with peripherals
  ☆15Updated 7 years ago
• jlublin / xvcd_server
  Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters
  ☆11Updated 11 years ago
• codeshaa / 16-bit-HDLC-using-VHDL
  High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
  ☆29Updated 8 years ago
• regymm / ymmcu-ft2232
  FT2232HL JTAG & UART Downloader
  ☆19Updated 4 years ago
• pmaupin / playtag
  Automatically exported from code.google.com/p/playtag
  ☆13Updated 2 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆24Updated 3 years ago
• altera-fpga / linux-refdesigns
  Source code for reference designs applications
  ☆22Updated 4 months ago
• shuckc / urjtag
  urjtag from upstream on sourceforge http://sourceforge.net/projects/urjtag/
  ☆28Updated last year
• blackmesalabs / s7_mini_fpga
  Example designs for the Spartan7 "S7 Mini" FPGA board
  ☆28Updated 6 years ago
• DangerousPrototypes / Bus_Blaster
  ☆52Updated 2 years ago
• freecores / usb11_phy_translation
  USB 1.1 PHY (VHDL)
  ☆9Updated 11 years ago
• emard / esp32ecp5
  micropython ESP32 programmer/flasher for ECP5 JTAG
  ☆71Updated 2 months ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 7 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆60Updated 6 years ago
• kholia / xvcpi
  Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…
  ☆39Updated 3 years ago
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆21Updated 5 years ago
• pablomarx / rodinia
  AGM bitstream utilities and decoded files from Supra
  ☆43Updated last year
• lajanugen / 8051
  FPGA implementation of the 8051 Microcontroller (Verilog)
  ☆49Updated 10 years ago
• rgwan / open-ec
  Opensource embedded controller firmware for sipeed boards.
  ☆40Updated 6 years ago
• kholia / xvc-esp8266
  ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!
  ☆30Updated 3 years ago
• Icenowy / USB-Blaster-GCC
  Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.
  ☆42Updated 6 years ago
• ZiyangYE / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆38Updated last year
• fmhess / fmh_gpib_core
  GPIB IEEE 488.1 core
  ☆25Updated 3 years ago
• tomverbeure / jtag_uart_example
  Mini CPU design with JTAG UART support
  ☆20Updated 4 years ago