a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
☆42Jan 12, 2016Updated 10 years ago
Alternatives and similar repositories for fpga_fast_serial_sort
Users that are interested in fpga_fast_serial_sort are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 4 years ago
- Simple hash table on Verilog (SystemVerilog)☆55Apr 3, 2016Updated 10 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Implements a Gaussian Mixture model in JavaScript☆10Dec 3, 2021Updated 4 years ago
- ☆19Feb 1, 2016Updated 10 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆77Apr 2, 2019Updated 7 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 10 months ago
- in FPGA☆16May 20, 2015Updated 11 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- GitHub mirror of Arduino GBA multiboot cable code☆20Jan 31, 2016Updated 10 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Marbles with pride flag colors. Accepting suggestions and PRs.☆14Jun 22, 2018Updated 8 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- Messing around with a Terraria like terrain in haXe☆15Nov 26, 2011Updated 14 years ago
- Footprints, models and miscellaneous hardware files☆13Jan 2, 2019Updated 7 years ago
- A programming language where the action occurs between the lines of code☆11Jun 15, 2020Updated 6 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 5 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 5 months ago
- 65816, SuperFX and spc700 assembly syntax highlighting for sublime text.☆11Sep 21, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- Lightweight framework for HTML5 2D Game Development written with ECMAScript 2016☆12Jul 16, 2016Updated 10 years ago
- ReOpenPoké is a follow-up on Kawa's OpenPoké engine which itself was an attempt to rewrite Pokémon FR/LG's engine.☆11Aug 8, 2015Updated 11 years ago
- Bare metal RISC-V assembly examples for Spike (no pk)☆18Oct 14, 2023Updated 2 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- The support files for N64 Assembly Language Tutorial☆11Aug 27, 2018Updated 8 years ago