a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
☆41Jan 12, 2016Updated 10 years ago
Alternatives and similar repositories for fpga_fast_serial_sort
Users that are interested in fpga_fast_serial_sort are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Sep 1, 2022Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Apr 3, 2016Updated 10 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Snake 🐍 on the Dreamcast Memory Card (VMS) peripheral device☆16Mar 5, 2026Updated last month
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- Implements a Gaussian Mixture model in JavaScript☆10Dec 3, 2021Updated 4 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- An bare metal STM32F303CB project that generates a perfect 1KHz sine wave and 4 90 degree phase shifted square waves at also 1KHz☆16Mar 26, 2021Updated 5 years ago
- ☆19Oct 11, 2023Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆27Jul 16, 2017Updated 8 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆27Mar 13, 2025Updated last year
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- A JSON library implemented in VHDL.☆83Feb 8, 2026Updated 2 months ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- in FPGA☆16May 20, 2015Updated 10 years ago
- Verilog implementation of the classic arcade game Space Invaders for the Zedboard FPGA board☆46Mar 5, 2018Updated 8 years ago
- Design and UVM Verification of an ALU☆11Jun 14, 2024Updated last year
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Footprints, models and miscellaneous hardware files☆13Jan 2, 2019Updated 7 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 4, 2026Updated last week
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Messing around with a Terraria like terrain in haXe☆15Nov 26, 2011Updated 14 years ago
- a programming language☆12Aug 19, 2020Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- A programming language where the action occurs between the lines of code☆11Jun 15, 2020Updated 5 years ago
- Automates the build of pkgsrc binary packages in a sandbox☆15Mar 14, 2022Updated 4 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Jan 18, 2018Updated 8 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago