a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
☆42Jan 12, 2016Updated 10 years ago
Alternatives and similar repositories for fpga_fast_serial_sort
Users that are interested in fpga_fast_serial_sort are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 4 years ago
- Generic memory implementations☆12Feb 6, 2024Updated 2 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Implement a bitonic sorting network on FPGA☆50Nov 6, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple hash table on Verilog (SystemVerilog)☆55Apr 3, 2016Updated 10 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- A simple script to plot the Roofline model for given HW platforms and applications☆10Mar 17, 2026Updated 7 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 11 months ago
- White Rabbit HSR gateware development. Forked from OHWR☆10Jun 23, 2016Updated 10 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆63Jul 5, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆39May 7, 2024Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆40Mar 13, 2025Updated last year
- An bare metal STM32F303CB project that generates a perfect 1KHz sine wave and 4 90 degree phase shifted square waves at also 1KHz☆18Mar 26, 2021Updated 5 years ago
- Implements a Gaussian Mixture model in JavaScript☆10Dec 3, 2021Updated 4 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆42Oct 4, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆27Jul 16, 2017Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.☆15Nov 22, 2015Updated 10 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 3 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- ☆14Nov 17, 2023Updated 2 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Xilinx ZynQ(R) version of Kasli FPGA controller.☆10Mar 25, 2026Updated 7 months ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆28Nov 11, 2025Updated 11 months ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago