Poofjunior / fpga_fast_serial_sort
a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
☆39Updated 9 years ago
Alternatives and similar repositories for fpga_fast_serial_sort:
Users that are interested in fpga_fast_serial_sort are comparing it to the libraries listed below
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆95Updated 5 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- Yet Another RISC-V Implementation☆90Updated 6 months ago
- Open Processor Architecture☆26Updated 8 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆117Updated 8 years ago
- ☆63Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆173Updated 3 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆100Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated this week
- Python interface to FPGA interchange format☆41Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆87Updated 5 years ago
- CMod-S6 SoC☆40Updated 7 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆37Updated 7 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- SPI core☆15Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Demo SoC for SiliconCompiler.☆57Updated 2 weeks ago
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 4 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆73Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 5 years ago
- Extensible FPGA control platform☆59Updated last year