Poofjunior / fpga_fast_serial_sortLinks
a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
☆40Updated 9 years ago
Alternatives and similar repositories for fpga_fast_serial_sort
Users that are interested in fpga_fast_serial_sort are comparing it to the libraries listed below
Sorting:
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- ☆63Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- A utility for Composing FPGA designs from Peripherals☆179Updated 6 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- OpenFPGA☆34Updated 7 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Yet Another RISC-V Implementation☆93Updated 9 months ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 7 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- Wishbone controlled I2C controllers☆49Updated 7 months ago
- An Open Source configuration of the Arty platform☆129Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- A reimplementation of a tiny stack CPU☆83Updated last year