a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
☆41Jan 12, 2016Updated 10 years ago
Alternatives and similar repositories for fpga_fast_serial_sort
Users that are interested in fpga_fast_serial_sort are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Sep 1, 2022Updated 3 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Apr 3, 2016Updated 9 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Snake 🐍 on the Dreamcast Memory Card (VMS) peripheral device☆16Mar 5, 2026Updated 2 weeks ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- ☆19Feb 1, 2016Updated 10 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- ☆27Jul 16, 2017Updated 8 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆19Feb 24, 2026Updated 3 weeks ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- A peak finding library leveraging AI☆14Jun 28, 2020Updated 5 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Dec 9, 2015Updated 10 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- A JSON library implemented in VHDL.☆83Feb 8, 2026Updated last month
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- in FPGA☆16May 20, 2015Updated 10 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Design and UVM Verification of an ALU☆11Jun 14, 2024Updated last year
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Marbles with pride flag colors. Accepting suggestions and PRs.☆13Jun 22, 2018Updated 7 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- Base code and optimized code for the benchmarks used in the PolyMage paper published at ASPLOS 2015☆20Jun 14, 2016Updated 9 years ago
- Footprints, models and miscellaneous hardware files☆13Jan 2, 2019Updated 7 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- A Haskell implementation of Andrew Kensler's business card raytracer.☆18Oct 12, 2021Updated 4 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- Messing around with a Terraria like terrain in haXe☆15Nov 26, 2011Updated 14 years ago
- a programming language☆12Aug 19, 2020Updated 5 years ago
- Automates the build of pkgsrc binary packages in a sandbox☆15Mar 14, 2022Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- A complete UVM verification testbench for FIFO☆13Mar 21, 2016Updated 10 years ago