a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
☆42Jan 12, 2016Updated 10 years ago
Alternatives and similar repositories for fpga_fast_serial_sort
Users that are interested in fpga_fast_serial_sort are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple hash table on Verilog (SystemVerilog)☆52Apr 3, 2016Updated 10 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Snake 🐍 on the Dreamcast Memory Card (VMS) peripheral device☆16Mar 5, 2026Updated last month
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- ☆19Feb 1, 2016Updated 10 years ago
- Implements a Gaussian Mixture model in JavaScript☆10Dec 3, 2021Updated 4 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- ☆19Oct 11, 2023Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- ☆27Jul 16, 2017Updated 8 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆29Mar 13, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- 8 Point algorithm for estimating fundamental matrix.☆13Apr 1, 2016Updated 10 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- A JSON library implemented in VHDL.☆84Feb 8, 2026Updated 2 months ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- in FPGA☆16May 20, 2015Updated 10 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Verilog implementation of the classic arcade game Space Invaders for the Zedboard FPGA board☆46Mar 5, 2018Updated 8 years ago
- Graphviz DOT grammar for tree-sitter.☆20Oct 21, 2025Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Marbles with pride flag colors. Accepting suggestions and PRs.☆14Jun 22, 2018Updated 7 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GitHub mirror of Arduino GBA multiboot cable code☆21Jan 31, 2016Updated 10 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- Messing around with a Terraria like terrain in haXe☆15Nov 26, 2011Updated 14 years ago
- a programming language☆12Aug 19, 2020Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- A programming language where the action occurs between the lines of code☆11Jun 15, 2020Updated 5 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago