Poofjunior / fpga_fast_serial_sortLinks
a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
☆40Updated 9 years ago
Alternatives and similar repositories for fpga_fast_serial_sort
Users that are interested in fpga_fast_serial_sort are comparing it to the libraries listed below
Sorting:
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Open Processor Architecture☆26Updated 9 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- ☆64Updated 6 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OpenFPGA☆34Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 9 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- PicoRV☆44Updated 5 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 8 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- Demo SoC for SiliconCompiler.☆60Updated this week
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆109Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago