Alternatives and similar repositories for spatial-lang

Users that are interested in spatial-lang are comparing it to the libraries listed below

• stanford-ppl / spatial
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆286Updated last year
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 5 years ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆35Updated 5 years ago
• ucb-bar / chisel2-deprecated
  ☆387Updated 7 years ago
• stanford-ppl / argon
  Scala staging framework
  ☆17Updated 7 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 5 years ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated last year
• bu-icsg / dana
  Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
  ☆218Updated 5 years ago
• stanford-ppl / Delite
  The Delite Git Repo
  ☆219Updated 8 years ago
• stanford-ppl / hyperdsl
  ☆57Updated 8 years ago
• lift-project / lift
  The Lift programming language and compiler
  ☆214Updated 3 years ago
• VeriScala / VeriScala
  ☆15Updated 8 years ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆13Updated 4 years ago
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆49Updated 2 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆146Updated last week
• scale-lab / la-core
  Linear algebra accelerators for RISC-V (published in ICCD 17)
  ☆67Updated 8 years ago
• stanford-ppl / Forge
  A prototype meta DSL that generates Delite DSL implementations from a specification-like program.
  ☆51Updated 8 years ago
• google / bottlerocket
  ☆110Updated 7 years ago
• David-Durst / embeddedHaskellAetherling
  ☆29Updated 3 years ago
• rdadolf / fathom
  Reference workloads for modern deep learning methods.
  ☆73Updated 2 years ago
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆92Updated this week
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆241Updated last year
• parallella / parallella-riscv
  RISC-V port to Parallella Board
  ☆13Updated 9 years ago
• OPAE / intel-fpga-bbb
  Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
  ☆104Updated 9 months ago
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆175Updated 2 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 8 years ago
• abs-tudelft / fletcher
  Fletcher: A framework to integrate FPGA accelerators with Apache Arrow
  ☆229Updated 2 months ago
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆156Updated last year
• LEAP-FPGA / leap-documentation
  ☆24Updated 9 years ago