Alternatives and similar repositories for spatial-lang:

Users that are interested in spatial-lang are comparing it to the libraries listed below

• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆98Updated 5 years ago
• stanford-ppl / spatial
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆274Updated 7 months ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆34Updated 4 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• ucb-bar / chisel2-deprecated
  ☆389Updated 6 years ago
• intel / rapid-design-methods-for-developing-hardware-accelerators
  ☆84Updated 2 years ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 4 months ago
• bu-icsg / dana
  Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
  ☆209Updated 4 years ago
• stanford-ppl / hyperdsl
  ☆57Updated 7 years ago
• scale-lab / la-core
  Linear algebra accelerators for RISC-V (published in ICCD 17)
  ☆66Updated 7 years ago
• jingpu / Halide-HLS
  HLS branch of Halide
  ☆77Updated 6 years ago
• sifive / fpga-shells
  ☆132Updated 2 years ago
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆163Updated last year
• VeriScala / VeriScala
  ☆15Updated 7 years ago
• stanford-ppl / Delite
  The Delite Git Repo
  ☆217Updated 7 years ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆119Updated 10 years ago
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆30Updated 10 years ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆19Updated 4 years ago
• maltanar / fpga-tidbits
  Chisel components for FPGA projects
  ☆119Updated last year
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆47Updated 2 years ago
• stanford-ppl / argon
  Scala staging framework
  ☆16Updated 6 years ago
• google / bottlerocket
  ☆109Updated 6 years ago
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆149Updated 11 months ago
• csail-csg / riscy
  Riscy Processors - Open-Sourced RISC-V Processors
  ☆72Updated 5 years ago
• David-Durst / embeddedHaskellAetherling
  ☆25Updated 2 years ago
• PrincetonUniversity / accelerator-wall
  Repository for the tools and non-commercial data used for the "Accelerator wall" paper.
  ☆49Updated 5 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆138Updated 6 months ago
• rdaly525 / coreir
  ☆102Updated 2 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago