stanford-ppl / pir
☆15Updated last year
Related projects ⓘ
Alternatives and complementary repositories for pir
- Wrapper for ETH Ariane Core☆19Updated 3 months ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- ☆23Updated 3 years ago
- Useful utilities for BAR projects☆30Updated 10 months ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- ☆18Updated 3 years ago
- Floating point modules for CHISEL☆28Updated 10 years ago
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- Workload ISA-Independent Characterization of Applications☆11Updated 7 years ago
- Scala staging framework☆16Updated 6 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 4 years ago
- Memory consistency modelling using Alloy☆28Updated 3 years ago
- This repo includes XiangShan's function units☆15Updated 2 weeks ago
- ☆23Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- A coverage library for Chisel designs☆11Updated 4 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆15Updated 5 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- doppioDB - A hardware accelerated database☆48Updated 7 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Quickstart for Spatial language☆34Updated 4 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆17Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- Fibertree emulator☆12Updated 2 weeks ago