stanford-ppl / pirLinks
☆15Updated 2 years ago
Alternatives and similar repositories for pir
Users that are interested in pir are comparing it to the libraries listed below
Sorting:
- Wrapper for ETH Ariane Core☆20Updated 2 months ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- Network components (NIC, Switch) for FireBox☆19Updated 7 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- Scala staging framework☆16Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- ☆19Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- Floating point modules for CHISEL☆32Updated 10 years ago
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- ☆23Updated 3 years ago
- Towards Hardware and Software Continuous Integration☆13Updated 4 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Useful utilities for BAR projects☆31Updated last year
- Quickstart for Spatial language☆34Updated 4 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- Simple MIDAS Examples☆12Updated 6 years ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 2 months ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 11 years ago