stanford-ppl / pirLinks
☆15Updated 2 years ago
Alternatives and similar repositories for pir
Users that are interested in pir are comparing it to the libraries listed below
Sorting:
- Wrapper for ETH Ariane Core☆20Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- ☆24Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆88Updated this week
- A coverage library for Chisel designs☆11Updated 5 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- A Scala library for Context-Dependent Environments☆47Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- ☆22Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- ☆20Updated 5 months ago
- Netrace: a network packet trace reader☆13Updated 11 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆20Updated 6 months ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆47Updated this week
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Useful utilities for BAR projects☆32Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- ☆44Updated 6 months ago
- Network components (NIC, Switch) for FireBox☆19Updated 8 months ago
- DASS HLS Compiler☆29Updated last year
- ☆11Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago