stanford-ppl / pir
☆15Updated 2 years ago
Alternatives and similar repositories for pir:
Users that are interested in pir are comparing it to the libraries listed below
- Wrapper for ETH Ariane Core☆20Updated last month
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Useful utilities for BAR projects☆31Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated this week
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆84Updated this week
- Simple MIDAS Examples☆12Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- ☆12Updated 9 months ago
- Network components (NIC, Switch) for FireBox☆17Updated 6 months ago
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆13Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- ☆11Updated 3 years ago
- Fibertree emulator☆12Updated 6 months ago
- ☆23Updated 3 years ago
- ☆19Updated 4 years ago
- Scala staging framework☆16Updated 6 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last week
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Quickstart for Spatial language☆34Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆24Updated 4 years ago