stanford-ppl / pir

Related projects: ⓘ

• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆20Updated last month
• fpgasystems / fpga-hyperloglog
  FPGA-based HyperLogLog Accelerator
  ☆12Updated 4 years ago
• ted-xie / REAPR
  REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…
  ☆15Updated 5 years ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆18Updated 4 years ago
• sifive / block-pio-sifive
  An example of on-boarding a PIO block in with duh and wake
  ☆12Updated 3 years ago
• stanford-ppl / argon
  Scala staging framework
  ☆16Updated 6 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆26Updated last month
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆33Updated last year
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆31Updated 8 months ago
• gr-rahimi / APSim
  ☆23Updated 3 years ago
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆27Updated 9 years ago
• FelixWinterstein / FPGA-shared-mem
  Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
  ☆17Updated 6 years ago
• FelixWinterstein / LEAP-HLS
  Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework
  ☆11Updated 8 years ago
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆13Updated 2 weeks ago
• CMU-SAFARI / MemBen
  Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …
  ☆19Updated 3 years ago
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 8 years ago
• CMU-SAFARI / SMASH
  SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…
  ☆14Updated 4 years ago
• uwsampl / lastlayer
  Towards Hardware and Software Continuous Integration
  ☆13Updated 4 years ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆36Updated last year
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆32Updated 2 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆32Updated 6 years ago
• lesc-ufv / cgra-routing
  SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.
  ☆11Updated 4 years ago
• Twine-Umich / Twine
  ☆10Updated 2 years ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Updated 2 years ago
• SamuelBayliss / Potholes
  Polyhedral Compilation tool for High Level Synthesis.
  ☆10Updated 10 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆55Updated 4 years ago
• stephenneuendorffer / vyasa
  Xilinx Modifications to Halide
  ☆9Updated 3 years ago
• David-Durst / embeddedHaskellAetherling
  ☆24Updated last year
• zhemao / riscv-dma3
  The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
  ☆26Updated 4 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆27Updated last year