scalesim-project / scale-sim-v2
Repository to host and maintain scale-sim-v2 code
☆276Updated this week
Alternatives and similar repositories for scale-sim-v2:
Users that are interested in scale-sim-v2 are comparing it to the libraries listed below
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆134Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆125Updated 9 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆131Updated this week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆211Updated 11 months ago
- ☆348Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆371Updated last week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆214Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆99Updated last month
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆141Updated 3 weeks ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆230Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆251Updated 10 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆62Updated last week
- Processing-In-Memory (PIM) Simulator☆153Updated 3 months ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- Deep Learning Accelerator (Convolution Neural Networks)☆177Updated 7 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- NeuPIMs Simulator☆75Updated 9 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆303Updated 3 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆83Updated 10 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆75Updated last week
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆123Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆195Updated last year
- IC implementation of Systolic Array for TPU☆204Updated 5 months ago
- ☆103Updated 4 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆90Updated 2 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year