scalesim-project / scale-sim-v2
Repository to host and maintain scale-sim-v2 code
☆290Updated 2 weeks ago
Alternatives and similar repositories for scale-sim-v2:
Users that are interested in scale-sim-v2 are comparing it to the libraries listed below
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆213Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆140Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 11 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆380Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆145Updated last month
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆113Updated 2 months ago
- ☆350Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆234Updated 2 years ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- A scalable High-Level Synthesis framework on MLIR☆257Updated 11 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆339Updated 3 months ago
- Vitis HLS Library for FINN☆192Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆109Updated 2 years ago
- Processing-In-Memory (PIM) Simulator☆161Updated 4 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- Allo: A Programming Model for Composable Accelerator Design☆227Updated this week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆157Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆168Updated this week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated last month
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆12Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆326Updated last month
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆129Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆184Updated 4 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- IC implementation of Systolic Array for TPU☆232Updated 6 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆212Updated 6 years ago