scalesim-project / scale-sim-v2
Repository to host and maintain scale-sim-v2 code
☆255Updated last week
Alternatives and similar repositories for scale-sim-v2:
Users that are interested in scale-sim-v2 are comparing it to the libraries listed below
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆198Updated 9 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆125Updated this week
- ☆340Updated last year
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆357Updated 3 weeks ago
- STONNE: A Simulation Tool for Neural Networks Engines☆123Updated 7 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆207Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆123Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆227Updated 2 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆118Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆83Updated last month
- Deep Learning Accelerator (Convolution Neural Networks)☆170Updated 7 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆58Updated this week
- Tool for optimize CNN blocking☆93Updated 4 years ago
- Vitis HLS Library for FINN☆188Updated last month
- Automatic generation of FPGA-based learning accelerators for the neural network family☆60Updated 5 years ago
- A scalable High-Level Synthesis framework on MLIR☆239Updated 8 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆89Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆163Updated this week
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆102Updated 2 years ago
- ☆98Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆178Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆46Updated this week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆65Updated 4 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆43Updated 3 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆191Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- Processing-In-Memory (PIM) Simulator☆145Updated last month