ChrisPVille / mig_exampleLinks
Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
☆31Updated 3 years ago
Alternatives and similar repositories for mig_example
Users that are interested in mig_example are comparing it to the libraries listed below
Sorting:
- Two Level Cache Controller implementation in Verilog HDL☆48Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆93Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 3 weeks ago
- ☆25Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- A 2D convolution hardware implementation written in Verilog☆47Updated 4 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- ☆12Updated 2 months ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- Complete tutorial code.☆20Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- 2D Systolic Array Multiplier☆15Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆41Updated 4 years ago