Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
☆36Jun 7, 2022Updated 3 years ago
Alternatives and similar repositories for mig_example
Users that are interested in mig_example are comparing it to the libraries listed below
Sorting:
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆31Nov 20, 2018Updated 7 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Aug 1, 2025Updated 7 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Custom 6502 Video Game Console☆13Mar 3, 2026Updated 2 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆72Dec 17, 2025Updated 3 months ago
- ☆18May 5, 2022Updated 3 years ago
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 8 years ago
- IPASS -- Image Processing Algorithm Simulation Software☆11Jul 25, 2025Updated 7 months ago
- Verified visual schematics for all SKY130 Cells☆12Mar 11, 2026Updated last week
- Swan Benchmark Suite☆13Sep 17, 2025Updated 6 months ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA☆27Feb 22, 2021Updated 5 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- "智能公交系统电子站牌设计"毕业设计单片机和微信小程序代码☆13Jan 11, 2023Updated 3 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆51Nov 23, 2013Updated 12 years ago
- ☆13May 5, 2023Updated 2 years ago
- Eris is an open source 16 bit retrocomputer design which can be built cheaply and easily☆12Oct 4, 2021Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Large language models to diffusion finetuning code☆25Jun 2, 2025Updated 9 months ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 3 years ago
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆83Oct 6, 2022Updated 3 years ago
- ☆28Feb 5, 2020Updated 6 years ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 4 years ago
- Examples of how to approach server side rendering using Deno, Oak, and Handlebars.☆16Feb 1, 2023Updated 3 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- Building My Dream Computer☆10Dec 2, 2022Updated 3 years ago
- ☆14Jul 8, 2022Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆42Jun 3, 2020Updated 5 years ago
- Signal generator designed with Nexy4 FPGA☆13May 14, 2023Updated 2 years ago
- ☆19Oct 7, 2025Updated 5 months ago
- ☆15Sep 19, 2019Updated 6 years ago
- ☆15Apr 7, 2024Updated last year