Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
☆39Jun 7, 2022Updated 4 years ago
Alternatives and similar repositories for mig_example
Users that are interested in mig_example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 8 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Nov 20, 2018Updated 7 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Updated this week
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆21Apr 30, 2026Updated 4 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verified visual schematics for all SKY130 Cells☆14Mar 11, 2026Updated 6 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- A 65C02 simulator☆13Oct 30, 2025Updated 10 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆95Aug 10, 2018Updated 8 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 9 months ago
- Swan Benchmark Suite☆14Sep 17, 2025Updated last year
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- IPASS -- Image Processing Algorithm Simulation Software☆12Jul 25, 2025Updated last year
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆53Nov 23, 2013Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- A tutorial of model quantization using TensorFlow☆11Aug 2, 2021Updated 5 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- IO expansion board compatible with Digilent Arty A7☆14Aug 7, 2023Updated 3 years ago
- Eris is an open source 16 bit retrocomputer design which can be built cheaply and easily☆12Oct 4, 2021Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 4 years ago
- Examples of how to approach server side rendering using Deno, Oak, and Handlebars.☆16Feb 1, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆17Sep 4, 2026Updated 2 weeks ago
- Open-source high performance AXI4-based HyperRAM memory controller☆89Oct 6, 2022Updated 3 years ago
- Building My Dream Computer☆10Dec 2, 2022Updated 3 years ago
- ☆26Feb 26, 2024Updated 2 years ago
- Simple SDRAM Controller for DE10-Lite.☆14Jan 20, 2019Updated 7 years ago
- ☆15Sep 19, 2019Updated 7 years ago
- ☆13May 5, 2023Updated 3 years ago
- Verilog Implementation of Otsu's algorithm☆14Jan 18, 2020Updated 6 years ago
- C++ implementation of Reed-Solomon encoding/decoding☆18Feb 9, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Mar 12, 2021Updated 5 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- ☆28Feb 5, 2020Updated 6 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Nov 19, 2023Updated 2 years ago
- Library to enable the External Memory Bus/Static Memory Controller on the Arduino Due board.☆17Jul 15, 2018Updated 8 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago