Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
☆39Jun 7, 2022Updated 4 years ago
Alternatives and similar repositories for mig_example
Users that are interested in mig_example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 8 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Nov 20, 2018Updated 7 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple example of how to get started with the Tang Nano with FuseSoC.☆10Mar 14, 2022Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆28Jan 11, 2019Updated 7 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- ☆16Oct 5, 2026Updated 3 weeks ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- A 65C02 simulator☆13Oct 30, 2025Updated last year
- Custom 6502 Video Game Console☆14May 8, 2026Updated 5 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DVI to LVDS Verilog converter☆24Sep 3, 2016Updated 10 years ago
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 3 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- A tutorial of model quantization using TensorFlow☆11Aug 2, 2021Updated 5 years ago
- ☆12Apr 3, 2026Updated 6 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆96Aug 10, 2018Updated 8 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆800Jan 28, 2026Updated 9 months ago
- Eris is an open source 16 bit retrocomputer design which can be built cheaply and easily☆12Oct 4, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This is a Vivado project to create an IoT device with ZYBO (Zynq).☆13Jan 18, 2018Updated 8 years ago
- FPGA implementation of a simple scanline based 2d graphics engine☆25Feb 26, 2019Updated 7 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 5 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆54Nov 23, 2013Updated 12 years ago
- Swan Benchmark Suite☆14Sep 17, 2025Updated last year
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆42Jan 2, 2024Updated 2 years ago
- Building My Dream Computer☆10Dec 2, 2022Updated 3 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Dec 19, 2025Updated 10 months ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 4 years ago
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- 基于FPGA的图像处理☆12Sep 20, 2026Updated last month
- ☆13May 5, 2023Updated 3 years ago
- ☆14Jul 8, 2022Updated 4 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago