pengyuzhang / FreeRiderLinks
☆16Updated 7 years ago
Alternatives and similar repositories for FreeRider
Users that are interested in FreeRider are comparing it to the libraries listed below
Sorting:
- ☆41Updated 8 years ago
- LoRa physical layer collision decoding based on GNU Radio☆69Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 4 months ago
- This is a MATLAB SDR implementation of a LoRa receiver: demodulation and decoding☆28Updated 8 years ago
- FPGA code and Python API for adding chirp functionality to USRP N210 with CBX daughter board, after the required hardware modification.☆32Updated last year
- Firmware repository for the WISP 5.0☆65Updated 3 years ago
- pynq framework for antsdr☆35Updated last year
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆44Updated 6 years ago
- LoRa Modulation and Coding Scheme Simulator on Matlab☆47Updated 4 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆72Updated 2 years ago
- GNU Radio package implementing MUSIC and root MUSIC angle of arrival algorithms with blocks necessary to provide phase synchronization of…☆55Updated 3 years ago
- Complete LoRa physical layer (LoRa PHY) implementation in MATLAB.☆136Updated 2 years ago
- ANTSDR Firmware☆137Updated 2 years ago
- ☆16Updated 3 years ago
- ☆28Updated last year
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆35Updated 5 months ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆111Updated last month
- WISP 5 hardware design repository☆47Updated 8 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago
- Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products☆77Updated 4 years ago
- ☆27Updated 8 years ago
- First SDR platform for IoT networks☆178Updated 5 months ago
- 10 GHz Phased Array beamforming labs☆140Updated 4 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆40Updated 6 years ago
- This repository includes the source codes for the mmWave SDR developed at the University of South Carolina for the AERPAW at NCSU for wir…☆52Updated 10 months ago
- FPGA/hardware design of openwifi☆17Updated last year
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆119Updated last month
- MATLAB-based FIR filter design☆59Updated 11 months ago
- Enable your Pluto SDR to become a stand-alone OFDM transceiver with batman-adv mesh network routing capabilities☆123Updated 5 years ago