fangjh21 / PALMLinks
PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training
☆19Updated last year
Alternatives and similar repositories for PALM
Users that are interested in PALM are comparing it to the libraries listed below
Sorting:
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆96Updated 5 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆76Updated 7 months ago
- ☆96Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆94Updated last year
- A co-design architecture on sparse attention☆52Updated 4 years ago
- ☆48Updated 4 years ago
- ☆48Updated 2 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆70Updated 5 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆47Updated last year
- ☆51Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆150Updated 8 months ago
- ☆189Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆139Updated 4 months ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆52Updated last year
- ☆45Updated 4 months ago
- ☆32Updated this week
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated 10 months ago
- Repository to host and maintain SCALE-Sim code☆355Updated last week
- ☆111Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆39Updated 2 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆18Updated 6 months ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆67Updated 2 weeks ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆235Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆43Updated last month