PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training
☆21Jun 12, 2024Updated 2 years ago
Alternatives and similar repositories for PALM
Users that are interested in PALM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆83Mar 12, 2025Updated last year
- A dynamic GPU memory allocator, suitable for warp synchronized scenarios.☆11Aug 20, 2019Updated 6 years ago
- This code base represents "faimGraph: High Performance Management of Fully-dynamic Graphs under tight Memory Constraints on the GPU"☆16Apr 23, 2021Updated 5 years ago
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 3 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A toolchain for rapid design space exploration of chiplet architectures☆87Jul 25, 2025Updated 11 months ago
- LLM Inference analyzer for different hardware platforms☆119Jun 23, 2026Updated 3 weeks ago
- Artifact of Chimera☆18May 6, 2025Updated last year
- ☆56Oct 14, 2025Updated 9 months ago
- ☆12Jul 3, 2020Updated 6 years ago
- ☆27Jan 30, 2026Updated 5 months ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- This is the repo of "SEP-Graph: Finding Shortest Execution Paths for Graph Processing under a Hybrid Framework on GPU"☆14Dec 11, 2018Updated 7 years ago
- Stanford CS149 - Programming Assignment 5 (Extra Credit)☆17Dec 6, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- first-order deep learning accelerator model☆22Nov 27, 2017Updated 8 years ago
- The wafer-native AI accelerator simulation platform and inference engine.☆57Jan 1, 2026Updated 6 months ago
- BBO optimiser☆10Feb 11, 2020Updated 6 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆15Aug 25, 2023Updated 2 years ago
- ☆13Oct 11, 2024Updated last year
- ☆30Feb 27, 2025Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆76Jun 30, 2024Updated 2 years ago
- First Latency-Aware Competitive LLM Agent Benchmark☆32Jun 3, 2025Updated last year
- A Parallel Simulation Framework For Multicore Systems☆10May 20, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- ☆10Jan 13, 2023Updated 3 years ago
- AI by AI☆11Oct 19, 2023Updated 2 years ago
- A Multi-objective Multi-fidelity acquisition function for Bayesian optimization based on EHVI method.☆14May 18, 2022Updated 4 years ago
- This repository contains the cuStinger data structure used for dynamic graph representation.☆20Jan 11, 2019Updated 7 years ago
- Lab for Digital Design and Computer Architecture Spring 2022 (252-0028-00L) (ETH).☆14Mar 1, 2023Updated 3 years ago
- ETH Computer Architecture - Fall 2020☆13Feb 26, 2021Updated 5 years ago
- ☆17Jul 14, 2026Updated last week
- Slowdown prediction module of Echo: Simulating Distributed Training at Scale☆13Jul 11, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GPU topology-aware scheduler☆13Jul 7, 2017Updated 9 years ago
- Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025☆39Oct 15, 2025Updated 9 months ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- ☆15Oct 25, 2023Updated 2 years ago
- Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU☆14Jan 17, 2022Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- [ICML 2024] Sparse Model Inversion: Efficient Inversion of Vision Transformers with Less Hallucination☆14Apr 29, 2025Updated last year