fangjh21 / PALMLinks
PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training
☆19Updated last year
Alternatives and similar repositories for PALM
Users that are interested in PALM are comparing it to the libraries listed below
Sorting:
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆93Updated 4 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆73Updated 6 months ago
- ☆91Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆93Updated last year
- A co-design architecture on sparse attention☆52Updated 4 years ago
- ☆45Updated last month
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆48Updated 4 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆63Updated 5 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆63Updated 9 months ago
- ☆43Updated 3 months ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆149Updated 7 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆36Updated 2 months ago
- ☆71Updated 7 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆66Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆64Updated 6 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆17Updated 5 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last month
- ☆11Updated 2 years ago
- ☆51Updated 2 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆138Updated 3 months ago
- ☆57Updated last year
- ☆31Updated last week
- ☆151Updated 7 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆53Updated last year