fangjh21 / PALMLinks
PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training
☆20Updated last year
Alternatives and similar repositories for PALM
Users that are interested in PALM are comparing it to the libraries listed below
Sorting:
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- A co-design architecture on sparse attention☆55Updated 4 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 9 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆109Updated last year
- ☆126Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- ☆48Updated 4 years ago
- ☆56Updated 2 months ago
- ☆31Updated 3 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆70Updated last month
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆54Updated 6 months ago
- ☆26Updated 11 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆185Updated 3 weeks ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- ☆30Updated 3 months ago
- ☆35Updated last month
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆55Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 4 months ago
- Research about dataflow architecture☆12Updated 2 years ago
- ☆113Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Updated 10 months ago
- ☆54Updated 7 months ago
- ☆24Updated 9 months ago
- Processing-In-Memory (PIM) Simulator☆221Updated last year