fangjh21 / PALMLinks
PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training
☆16Updated 11 months ago
Alternatives and similar repositories for PALM
Users that are interested in PALM are comparing it to the libraries listed below
Sorting:
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last month
- A co-design architecture on sparse attention☆52Updated 3 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆83Updated 11 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆69Updated 11 months ago
- ☆41Updated 5 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆27Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆34Updated 5 months ago
- ☆32Updated this week
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆63Updated last month
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆36Updated last year
- ☆65Updated 3 months ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆29Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆45Updated last year
- ☆16Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆85Updated last year
- ☆148Updated 11 months ago
- ☆27Updated this week
- This GitHub repo contains the artifact for CPElide, which appears at MICRO '24☆11Updated 8 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆118Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 10 months ago
- ☆51Updated last year
- ☆98Updated last year
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆12Updated 3 months ago