space-mit / riscv-ime-extension-spec
Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold performance improvement to AI applications at a very small hardware cost
☆53Updated 7 months ago
Alternatives and similar repositories for riscv-ime-extension-spec:
Users that are interested in riscv-ime-extension-spec are comparing it to the libraries listed below
- ☆33Updated 8 months ago
- Chisel RISC-V Vector 1.0 Implementation☆84Updated last month
- Unit tests generator for RVV 1.0☆78Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆105Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆128Updated last month
- ☆85Updated 2 years ago
- RiVEC Bencmark Suite☆113Updated 3 months ago
- RISC-V Packed SIMD Extension☆142Updated last year
- ☆86Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- RISC-V IOMMU Specification☆107Updated last week
- Vector Acceleration IP core for RISC-V*☆170Updated this week
- Open-source high-performance non-blocking cache☆78Updated 3 weeks ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- RISC-V Matrix Specification☆19Updated 3 months ago
- Administrative repository for the Attached Matrix Facility Task Group☆10Updated last year
- Open source high performance IEEE-754 floating unit☆67Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ☆42Updated 3 years ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆57Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆152Updated this week
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆29Updated 6 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆42Updated 3 weeks ago
- RISC-V architecture concurrency model litmus tests☆74Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆14Updated 11 months ago
- RISC-V Summit China 2023☆43Updated last year
- This repo includes XiangShan's function units☆18Updated last week
- ☆28Updated 3 weeks ago