space-mit / riscv-ime-extension-spec
Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold performance improvement to AI applications at a very small hardware cost
☆54Updated 7 months ago
Alternatives and similar repositories for riscv-ime-extension-spec:
Users that are interested in riscv-ime-extension-spec are comparing it to the libraries listed below
- A matrix extension proposal for AI applications under RISC-V architecture☆130Updated last month
- ☆33Updated 8 months ago
- RiVEC Bencmark Suite☆113Updated 3 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆105Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆79Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆87Updated last month
- Open-source high-performance non-blocking cache☆78Updated this week
- RISC-V Packed SIMD Extension☆142Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- Vector Acceleration IP core for RISC-V*☆172Updated this week
- ☆86Updated this week
- RISC-V architecture concurrency model litmus tests☆74Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆96Updated last year
- Open source high performance IEEE-754 floating unit☆67Updated last year
- LLVM OpenCL C compiler suite for ventus GPGPU☆44Updated this week
- RISC-V IOMMU Specification☆109Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- The multi-core cluster of a PULP system.☆85Updated last week
- RISC-V Matrix Specification☆19Updated 3 months ago
- ☆85Updated 2 years ago
- Vortex Graphics☆74Updated 5 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆14Updated 11 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆87Updated 3 weeks ago
- Open-source non-blocking L2 cache☆37Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆156Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆158Updated 2 months ago