space-mit / riscv-ime-extension-specLinks
Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold performance improvement to AI applications at a very small hardware cost
☆66Updated last year
Alternatives and similar repositories for riscv-ime-extension-spec
Users that are interested in riscv-ime-extension-spec are comparing it to the libraries listed below
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆127Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Chisel RISC-V Vector 1.0 Implementation☆111Updated 2 weeks ago
- RISC-V Packed SIMD Extension☆151Updated last year
- Unit tests generator for RVV 1.0☆90Updated 2 weeks ago
- RiVEC Bencmark Suite☆121Updated 9 months ago
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆53Updated last week
- ☆37Updated last year
- Open source high performance IEEE-754 floating unit☆84Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆176Updated 3 weeks ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆34Updated last year
- Open-source high-performance non-blocking cache☆89Updated this week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆86Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆117Updated this week
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- ☆287Updated last week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- ☆55Updated last week
- An optimized neural network operator library for chips base on Xuantie CPU.☆93Updated last year
- ☆181Updated last month
- Ventus GPGPU ISA Simulator Based on Spike☆46Updated 2 weeks ago
- ☆76Updated this week
- XiangShan Frontend Develop Environment☆66Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Vortex Graphics☆83Updated 11 months ago
- RISC-V Matrix Specification☆22Updated 9 months ago