space-mit / riscv-ime-extension-specLinks
Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold performance improvement to AI applications at a very small hardware cost
☆64Updated 11 months ago
Alternatives and similar repositories for riscv-ime-extension-spec
Users that are interested in riscv-ime-extension-spec are comparing it to the libraries listed below
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆118Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 5 months ago
- Unit tests generator for RVV 1.0☆88Updated 2 months ago
- RiVEC Bencmark Suite☆117Updated 7 months ago
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- RISC-V Packed SIMD Extension☆148Updated last year
- Vector Acceleration IP core for RISC-V*☆180Updated 2 months ago
- ☆35Updated last year
- Open-source high-performance non-blocking cache☆86Updated last month
- LLVM OpenCL C compiler suite for ventus GPGPU☆50Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆77Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆170Updated 6 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- RISC-V IOMMU Specification☆123Updated last week
- ☆86Updated 3 years ago
- ☆89Updated 3 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated this week
- RISC-V Matrix Specification☆22Updated 7 months ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆34Updated 10 months ago
- ☆175Updated last month
- Vortex Graphics☆79Updated 9 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- RISC-V architecture concurrency model litmus tests☆81Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆47Updated last month
- ☆276Updated this week
- XiangShan Frontend Develop Environment☆60Updated last week
- The multi-core cluster of a PULP system.☆105Updated this week
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year