space-mit / riscv-ime-extension-specLinks
Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold performance improvement to AI applications at a very small hardware cost
☆61Updated 9 months ago
Alternatives and similar repositories for riscv-ime-extension-spec
Users that are interested in riscv-ime-extension-spec are comparing it to the libraries listed below
Sorting:
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆115Updated last month
- ☆35Updated 10 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆110Updated last week
- RISC-V Matrix Specification☆22Updated 6 months ago
- RISC-V Packed SIMD Extension☆146Updated last year
- RiVEC Bencmark Suite☆116Updated 6 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆34Updated 9 months ago
- ☆89Updated 2 months ago
- RISC-V IOMMU Specification☆118Updated 3 weeks ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆15Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- This repo includes XiangShan's function units☆26Updated last week
- RISC-V architecture concurrency model litmus tests☆78Updated last week
- ☆86Updated 3 years ago
- Open source high performance IEEE-754 floating unit☆72Updated last year
- ☆61Updated last week
- Vector Acceleration IP core for RISC-V*☆178Updated 3 weeks ago
- ☆43Updated 3 weeks ago
- Open-source high-performance non-blocking cache☆82Updated last week
- LLVM OpenCL C compiler suite for ventus GPGPU☆47Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- Vortex Graphics☆77Updated 8 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- RISC-V Architecture Profiles☆150Updated 3 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago