IntelLabs / riscv-vectorLinks
Vector Acceleration IP core for RISC-V*
☆178Updated 3 weeks ago
Alternatives and similar repositories for riscv-vector
Users that are interested in riscv-vector are comparing it to the libraries listed below
Sorting:
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆165Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆84Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Modeling Architectural Platform☆190Updated this week
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Open-source high-performance non-blocking cache☆82Updated last week
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- RISC-V Packed SIMD Extension☆146Updated last year
- Pure digital components of a UCIe controller☆63Updated this week
- ☆326Updated 8 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆115Updated last month
- Self checking RISC-V directed tests☆108Updated 3 weeks ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- RISC-V Torture Test☆195Updated 10 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 2 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- chipyard in mill :P☆78Updated last year