IntelLabs / riscv-vectorLinks
Vector Acceleration IP core for RISC-V*
☆183Updated 4 months ago
Alternatives and similar repositories for riscv-vector
Users that are interested in riscv-vector are comparing it to the libraries listed below
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆109Updated last week
- Unit tests generator for RVV 1.0☆90Updated last week
- Open source high performance IEEE-754 floating unit☆83Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆209Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆117Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆176Updated 3 weeks ago
- high-performance RTL simulator☆175Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆104Updated this week
- Open-source high-performance non-blocking cache☆88Updated last week
- RiVEC Bencmark Suite☆121Updated 9 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆175Updated last week
- A Fast, Low-Overhead On-chip Network☆224Updated last month
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆178Updated last week
- Pure digital components of a UCIe controller☆67Updated 2 months ago
- chipyard in mill :P☆78Updated last year
- ☆54Updated this week
- ☆341Updated last year
- RISC-V Torture Test☆196Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Open-source non-blocking L2 cache☆48Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Modeling Architectural Platform☆202Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆265Updated 2 weeks ago