IntelLabs / riscv-vectorLinks
Vector Acceleration IP core for RISC-V*
☆179Updated last month
Alternatives and similar repositories for riscv-vector
Users that are interested in riscv-vector are comparing it to the libraries listed below
Sorting:
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆101Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- Unit tests generator for RVV 1.0☆88Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆169Updated 5 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 10 months ago
- The multi-core cluster of a PULP system.☆101Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆88Updated last week
- Open-source high-performance non-blocking cache☆83Updated 3 weeks ago
- Modeling Architectural Platform☆193Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated last week
- Pure digital components of a UCIe controller☆63Updated this week
- Self checking RISC-V directed tests☆108Updated 3 weeks ago
- Open source high performance IEEE-754 floating unit☆75Updated last year
- Verilog Configurable Cache☆178Updated 6 months ago
- A dynamic verification library for Chisel.☆151Updated 7 months ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆163Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- high-performance RTL simulator☆159Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆95Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆102Updated 2 years ago