IntelLabs / riscv-vectorLinks
Vector Acceleration IP core for RISC-V*
☆182Updated 3 months ago
Alternatives and similar repositories for riscv-vector
Users that are interested in riscv-vector are comparing it to the libraries listed below
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- Unit tests generator for RVV 1.0☆89Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆174Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- high-performance RTL simulator☆173Updated last year
- Open source high performance IEEE-754 floating unit☆83Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆99Updated 2 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆104Updated 3 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆151Updated 6 months ago
- RISC-V Torture Test☆197Updated last year
- ☆53Updated 2 weeks ago
- Modeling Architectural Platform☆200Updated 2 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Updated last year
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆125Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆207Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- chipyard in mill :P☆78Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆169Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago