IntelLabs / riscv-vectorLinks
Vector Acceleration IP core for RISC-V*
☆181Updated 2 months ago
Alternatives and similar repositories for riscv-vector
Users that are interested in riscv-vector are comparing it to the libraries listed below
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- Modeling Architectural Platform☆196Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- high-performance RTL simulator☆168Updated last year
- A Fast, Low-Overhead On-chip Network☆216Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆150Updated 5 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆98Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆173Updated last week
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- ☆52Updated 2 weeks ago
- RISC-V Torture Test☆195Updated last year
- chipyard in mill :P☆78Updated last year
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆168Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆102Updated 2 months ago
- RiVEC Bencmark Suite☆118Updated 8 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆183Updated last week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated 11 months ago
- Pure digital components of a UCIe controller☆66Updated 3 weeks ago
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆204Updated last week
- ☆334Updated 10 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year