IntelLabs / riscv-vectorLinks
Vector Acceleration IP core for RISC-V*
☆183Updated 4 months ago
Alternatives and similar repositories for riscv-vector
Users that are interested in riscv-vector are comparing it to the libraries listed below
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- Open source high performance IEEE-754 floating unit☆84Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- Unit tests generator for RVV 1.0☆92Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- An energy-efficient RISC-V floating-point compute cluster.☆110Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated this week
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- high-performance RTL simulator☆178Updated last year
- Open-source high-performance non-blocking cache☆89Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago
- chipyard in mill :P☆78Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆178Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- RiVEC Bencmark Suite☆123Updated 10 months ago
- ☆347Updated 3 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- RISC-V Torture Test☆197Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Open-source non-blocking L2 cache☆49Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆181Updated last week