rwpenney / spfpmLinks
Package for performing fixed-point, arbitrary-precision arithmetic in Python.
☆65Updated last year
Alternatives and similar repositories for spfpm
Users that are interested in spfpm are comparing it to the libraries listed below
Sorting:
- Python tools for Vivado Projects☆73Updated 6 years ago
- Fixed point package for Python.☆35Updated 2 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆88Updated 3 months ago
- Streaming based VHDL parser.☆84Updated 10 months ago
- ☆87Updated 2 years ago
- A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.☆192Updated last year
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- Fixed point arithmetic python package☆37Updated last year
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆59Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆38Updated 10 years ago
- HW Design: A Functional Approach☆145Updated last year
- Hot & Spicy tool suite☆23Updated 3 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆25Updated 3 years ago
- TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board☆66Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Utilities for MyHDL☆18Updated last year
- Caffe to VHDL☆67Updated 4 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- ☆35Updated 5 years ago
- Networking Overlay on PYNQ☆48Updated 6 years ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆58Updated 6 months ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- ideas and eda software for vlsi design☆50Updated last week