rwpenney / spfpmLinks
Package for performing fixed-point, arbitrary-precision arithmetic in Python.
☆66Updated last year
Alternatives and similar repositories for spfpm
Users that are interested in spfpm are comparing it to the libraries listed below
Sorting:
- Fixed point arithmetic python package☆38Updated 2 years ago
- A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.☆202Updated last year
- Hot & Spicy tool suite☆23Updated 4 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- ☆83Updated 5 years ago
- ☆109Updated 6 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- PYNQ DMA benchmark project☆12Updated 8 years ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- Caffe to VHDL☆68Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆35Updated 6 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Updated 8 years ago
- HW Design: A Functional Approach☆145Updated 2 years ago
- Algorithmic C Math Library☆67Updated last month
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 6 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- ☆28Updated 7 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Updated 3 years ago
- CNN accelerator☆29Updated 8 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 4 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Updated 11 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Updated 6 years ago
- ☆88Updated 3 years ago