rwpenney / spfpm
Package for performing fixed-point, arbitrary-precision arithmetic in Python.
☆64Updated 10 months ago
Alternatives and similar repositories for spfpm:
Users that are interested in spfpm are comparing it to the libraries listed below
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- Hot & Spicy tool suite☆23Updated 3 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆41Updated 10 months ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 7 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆46Updated 8 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Fixed point package for Python.☆34Updated last year
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- ☆67Updated 2 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆57Updated 2 years ago
- A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.☆186Updated 11 months ago
- ☆84Updated 2 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- ideas and eda software for vlsi design☆48Updated 2 weeks ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 4 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- ☆104Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- Stencil with Optimized Dataflow Architecture☆15Updated 10 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- A header only C++11 library for functional coverage☆36Updated 2 years ago
- ☆15Updated 8 years ago
- Caffe to VHDL☆66Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago