rwpenney / spfpmLinks
Package for performing fixed-point, arbitrary-precision arithmetic in Python.
☆66Updated last year
Alternatives and similar repositories for spfpm
Users that are interested in spfpm are comparing it to the libraries listed below
Sorting:
- Hot & Spicy tool suite☆23Updated 4 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆35Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- ☆109Updated 6 years ago
- A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.☆202Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 4 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 11 months ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆71Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- ☆83Updated 5 years ago
- HW Design: A Functional Approach☆145Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- Open-source FPGA research and prototyping framework.☆210Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Fixed point package for Python.☆36Updated 2 years ago
- Caffe to VHDL☆68Updated 5 years ago
- ☆88Updated 3 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆50Updated 4 years ago
- ☆46Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆148Updated 6 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Updated 2 weeks ago