Alternatives and similar repositories for fxpmath

Users that are interested in fxpmath are comparing it to the libraries listed below

• themperek / cocotb-test
  Unit testing for cocotb
  ☆162Updated last month
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆140Updated 6 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆78Updated this week
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆183Updated last month
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆192Updated 3 weeks ago
• phanrahan / magma
  magma circuits
  ☆262Updated last year
• Xilinx / XilinxBoardStore
  ☆300Updated last week
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆225Updated this week
• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆156Updated last year
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆248Updated last year
• smlgit / fpbinary
  Fixed point package for Python.
  ☆35Updated 2 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆127Updated 4 months ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 9 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆403Updated this week
• freecores / verilog_fixed_point_math_library
  Fixed Point Math Library for Verilog
  ☆143Updated 11 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆156Updated 2 years ago
• apytypes / apytypes
  APyTypes - Algorithmic data types for Python
  ☆38Updated this week
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆79Updated 11 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆197Updated last week
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆48Updated 4 years ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆218Updated last month
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆431Updated last month
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆76Updated 2 months ago
• bmurmann / ADC-survey
  ADC Performance Survey (ISSCC & VLSI Circuit Symposium)
  ☆216Updated last month
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆268Updated this week
• librelane / librelane
  ASIC implementation flow infrastructure
  ☆139Updated this week
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆64Updated 3 weeks ago
• Xilinx / RFNoC-HLS-NeuralNet
  ☆109Updated 6 years ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆107Updated 2 years ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 9 months ago