Alternatives and similar repositories for fxpmath

Users that are interested in fxpmath are comparing it to the libraries listed below

• themperek / cocotb-test
  Unit testing for cocotb
  ☆162Updated last week
• phanrahan / magma
  magma circuits
  ☆261Updated 11 months ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆222Updated 2 weeks ago
• apytypes / apytypes
  APyTypes - Algorithmic data types for Python
  ☆34Updated last week
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆431Updated last month
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆198Updated this week
• smlgit / fpbinary
  Fixed point package for Python.
  ☆35Updated 2 years ago
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆188Updated this week
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆77Updated 3 weeks ago
• MakarenaLabs / Common-PL-Devices-on-PYNQ
  Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)
  ☆38Updated 4 years ago
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆139Updated 6 months ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆108Updated 2 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆181Updated 2 weeks ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆217Updated this week
• Xilinx / XilinxBoardStore
  ☆298Updated last month
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆80Updated 11 months ago
• drichmond / RISC-V-On-PYNQ
  RISC-V Integration for PYNQ
  ☆175Updated 6 years ago
• ncsu-eda / FreePDK3
  ☆172Updated 4 years ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆265Updated 3 weeks ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆217Updated 2 weeks ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆88Updated last year
• freecores / verilog_fixed_point_math_library
  Fixed Point Math Library for Verilog
  ☆143Updated 11 years ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆89Updated this week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆127Updated 4 months ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆156Updated 2 years ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• ZZZZzzzzac / numfi
  a subclass of numpy.ndarray that does fixed-point arithmetic
  ☆13Updated 6 months ago
• TripRichert / viv-prj-gen
  tcl scripts used to build or generate vivado projects automatically
  ☆33Updated 2 years ago
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆47Updated 4 years ago
• bogdanvuk / pygears
  HW Design: A Functional Approach
  ☆146Updated 2 years ago