A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.
☆205Apr 4, 2026Updated 2 months ago
Alternatives and similar repositories for fxpmath
Users that are interested in fxpmath are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a subclass of numpy.ndarray that does fixed-point arithmetic☆14Dec 10, 2025Updated 6 months ago
- Fixed point package for Python.☆37Apr 28, 2023Updated 3 years ago
- Package for performing fixed-point, arbitrary-precision arithmetic in Python.☆67Mar 2, 2024Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- APyTypes - Algorithmic data types for Python☆42Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆35Sep 12, 2019Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- ☆33Jun 2, 2026Updated 2 weeks ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- A flexible and scalable development platform for modern FPGA projects.☆44Updated this week
- ☆15Mar 27, 2026Updated 2 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆830May 14, 2026Updated last month
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- SpinalHDL Hardware Math Library☆101Jul 12, 2024Updated last year
- ☆19Dec 18, 2024Updated last year
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- An abstraction library for interfacing EDA tools☆771Updated this week
- Style guide enforcement for VHDL☆243May 29, 2026Updated 3 weeks ago
- Fixed point arithmetic python package☆38Dec 31, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- Low Precision Arithmetic Simulation in PyTorch☆289May 20, 2024Updated 2 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 7 months ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated 2 weeks ago
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- ☆21Mar 9, 2021Updated 5 years ago
- A huge VHDL library for FPGA and digital ASIC development☆465Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,422Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- VHDL Language Support for VSCode☆73Mar 28, 2025Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆717Dec 14, 2025Updated 6 months ago
- ☆24May 6, 2023Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆68Jun 11, 2026Updated last week
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago