francof2a / fxpmathLinks
A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.
☆196Updated last year
Alternatives and similar repositories for fxpmath
Users that are interested in fxpmath are comparing it to the libraries listed below
Sorting:
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 3 months ago
- A Python package to use FPGA development tools programmatically.☆138Updated 5 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆46Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆259Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆426Updated last week
- magma circuits☆261Updated 10 months ago
- Fabric generator and CAD tools.☆194Updated last week
- Unit testing for cocotb☆162Updated 2 months ago
- Style guide enforcement for VHDL☆216Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆177Updated 2 weeks ago
- Fixed point arithmetic python package☆38Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆215Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- Fast inference of Boosted Decision Trees in FPGAs☆55Updated last week
- a subclass of numpy.ndarray that does fixed-point arithmetic☆13Updated 5 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆211Updated 3 weeks ago
- FPGA and Digital ASIC Build System☆76Updated this week
- Control and Status Register map generator for HDL projects☆125Updated 3 months ago
- WaveDrom compatible python command line☆108Updated 2 years ago
- Python wrapper for verilator model☆88Updated last year
- APyTypes - Algorithmic data types for Python☆29Updated last week
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Updated 10 months ago
- ☆168Updated 4 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- Fixed Point Math Library for Verilog☆141Updated 11 years ago
- HW Design: A Functional Approach☆146Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- ☆291Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated 2 months ago