francof2a / fxpmathLinks
A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.
☆192Updated last year
Alternatives and similar repositories for fxpmath
Users that are interested in fxpmath are comparing it to the libraries listed below
Sorting:
- Dataflow QNN inference accelerator examples on FPGAs☆217Updated 2 months ago
- Vitis HLS Library for FINN☆198Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆413Updated last month
- ☆210Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆180Updated 3 weeks ago
- Style guide enforcement for VHDL☆210Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- Unit testing for cocotb☆160Updated 3 weeks ago
- Fixed point package for Python.☆35Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week
- ☆136Updated last month
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- ☆288Updated last week
- magma circuits☆261Updated 7 months ago
- A huge VHDL library for FPGA and digital ASIC development☆384Updated last week
- Fixed Point Math Library for Verilog☆131Updated 10 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆91Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆373Updated 3 weeks ago
- Board files to build Ultra 96 PYNQ image☆154Updated 5 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆54Updated last week
- Vitis Model Composer Examples and Tutorials☆100Updated last week
- Avnet Board Definition Files☆133Updated last month
- The UVM written in Python☆429Updated last month
- HW Design: A Functional Approach☆145Updated last year
- RISC-V Integration for PYNQ☆173Updated 5 years ago
- SystemVerilog Tutorial☆149Updated 3 weeks ago