francof2a / fxpmathLinks
A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.
☆194Updated last year
Alternatives and similar repositories for fxpmath
Users that are interested in fxpmath are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆198Updated 3 weeks ago
- Style guide enforcement for VHDL☆211Updated 2 months ago
- Fixed point package for Python.☆35Updated 2 years ago
- Unit testing for cocotb☆161Updated 2 weeks ago
- Dataflow QNN inference accelerator examples on FPGAs☆218Updated 3 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆171Updated last week
- ☆288Updated 3 weeks ago
- Board files to build Ultra 96 PYNQ image☆155Updated 6 months ago
- Tutorial notebooks for hls4ml☆346Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 5 months ago
- ☆211Updated last week
- magma circuits☆261Updated 8 months ago
- a subclass of numpy.ndarray that does fixed-point arithmetic☆13Updated 3 months ago
- A huge VHDL library for FPGA and digital ASIC development☆390Updated this week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- Fabric generator and CAD tools.☆187Updated 2 weeks ago
- ☆107Updated 5 years ago
- FPGA and Digital ASIC Build System☆74Updated last week
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- Package for performing fixed-point, arbitrary-precision arithmetic in Python.☆65Updated last year
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆94Updated this week
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆54Updated 3 weeks ago
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆19Updated this week
- RISC-V Integration for PYNQ☆174Updated 5 years ago
- C API drivers for PYNQ FPGA board☆39Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆348Updated 5 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- DPU on PYNQ☆222Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆274Updated 2 months ago