Alternatives and similar repositories for fixedpoint

Users that are interested in fixedpoint are comparing it to the libraries listed below

• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆76Updated last month
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 6 years ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆78Updated 3 years ago
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆61Updated 2 months ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆75Updated last month
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆122Updated 9 months ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 8 months ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆57Updated 2 months ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆57Updated 3 weeks ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆64Updated 3 weeks ago
• antmicro / cocotb-verilator-build
  ☆26Updated 2 years ago
• Digilent / digilent-vivado-scripts
  ☆69Updated last month
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆70Updated 2 months ago
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆80Updated 10 months ago
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆38Updated 6 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆62Updated 2 years ago
• TripRichert / viv-prj-gen
  tcl scripts used to build or generate vivado projects automatically
  ☆32Updated 2 years ago
• SeanOBoyle / DoxygenFilterSystemVerilog
  ☆40Updated 10 years ago
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 3 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆194Updated 2 years ago
• suoto / fpga_cores
  ☆32Updated 2 years ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆97Updated 3 years ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆215Updated last month
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆53Updated last year
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆65Updated 3 months ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆35Updated last month
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 6 months ago
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆135Updated last year