ASCII art figures can be parsed and output as SVG, PNG, JPEG, PDF and more. This project provides a python package and a command line script.
☆21Jul 5, 2017Updated 8 years ago
Alternatives and similar repositories for aafigure
Users that are interested in aafigure are comparing it to the libraries listed below
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated last week
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- VHDL related news.☆27Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 11 months ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆36Sep 18, 2023Updated 2 years ago
- Meltdown and spectre explained -- for normal people☆10Sep 12, 2018Updated 7 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- VHDL dependency analyzer☆24Mar 10, 2020Updated 6 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Mar 7, 2026Updated 2 weeks ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Fixed point package for Python.☆36Apr 28, 2023Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- Create Wheel from CMake projects☆26Mar 1, 2026Updated 2 weeks ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- ☆16Sep 29, 2022Updated 3 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Ada-language framework☆50Mar 13, 2026Updated last week
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆16Mar 3, 2026Updated 2 weeks ago
- Logistic regression FPGA core☆19Apr 7, 2021Updated 4 years ago
- ☆16Apr 8, 2024Updated last year
- ☆14Apr 2, 2024Updated last year
- Converts the help message of a program into a manpage☆27May 4, 2021Updated 4 years ago
- A simple asyncio friendly replacement for multiprocessing to run coroutines in a separate process.☆14Sep 10, 2020Updated 5 years ago