ASCII art figures can be parsed and output as SVG, PNG, JPEG, PDF and more. This project provides a python package and a command line script.
☆21Jul 5, 2017Updated 9 years ago
Alternatives and similar repositories for aafigure
Users that are interested in aafigure are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated last month
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆38Sep 18, 2023Updated 3 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- python library providing various exception handling utilities☆12Feb 12, 2024Updated 2 years ago
- PNG encoder, implemented in VHDL☆24Mar 30, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- ☆20Updated this week
- You made a thing, but now you wish it'd go away... Deprecations, a love story.☆15Sep 2, 2026Updated last month
- GNU Radio support for Xilinx Zynq based FPGA accelerators☆13Sep 25, 2013Updated 13 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- TCL Language Support for VS Code☆10May 7, 2023Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- 📘 A MATLAB handler for mkdocstrings, automatic documentation from sources☆18Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- blockdiag extension for Python Markdown☆30Nov 6, 2025Updated 11 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated 2 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- Detect modules that can be lazy imported in Python 3.15+☆25Oct 6, 2026Updated 3 weeks ago
- Helper tooling for parking PyPI namespaces to combat typosquatting.☆18Jun 22, 2025Updated last year
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- ☆16Sep 29, 2022Updated 4 years ago
- A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.☆13Mar 11, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- lazy-imports-lite changes the semantics of python imports and defers the import until it is used the first time like in PEP 690☆25Oct 5, 2026Updated 3 weeks ago
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 6 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Collected article documents in PDF covering subject with co-simulation, embedded systems, software development and logic design and verif…☆13Sep 16, 2026Updated last month
- Building and deploying container images for open source electronic design automation (EDA)☆124Oct 22, 2026Updated last week
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆14Feb 2, 2022Updated 4 years ago