brianwchh / grassrootsstartup-ComputerVsion-zynqView external linksLinks
☆41Apr 20, 2023Updated 2 years ago
Alternatives and similar repositories for grassrootsstartup-ComputerVsion-zynq
Users that are interested in grassrootsstartup-ComputerVsion-zynq are comparing it to the libraries listed below
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Fixed point package for Python.☆36Apr 28, 2023Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Caffe to VHDL☆68Jun 17, 2020Updated 5 years ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- Umbraco package to minimize and optimize images☆12Feb 4, 2019Updated 7 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 2 months ago
- A Full open-source/Full with Python/ interactive course for all who like to know "What is electronics?" from scratch to basic application…☆37Jan 13, 2024Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆32Dec 22, 2020Updated 5 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Dec 22, 2023Updated 2 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- Hybrid Car Model MATLAB Simulink Simscape☆15Jul 27, 2023Updated 2 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated last month
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- An SDR for Raspberry Pi☆35Jul 19, 2020Updated 5 years ago
- Cloud SQL Proxy works with encrypted credential file.☆10Jan 27, 2021Updated 5 years ago
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 6 months ago
- ☆11Feb 9, 2025Updated last year
- This plugin allows add custom any fields to CMS page☆10Jun 12, 2019Updated 6 years ago
- UNIXv7 ported to RISC-V, specifically the Longnan Nano SBC☆13Mar 30, 2023Updated 2 years ago
- Genetates or validates Hong Kong Identity Card number.☆11May 30, 2023Updated 2 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆449Updated this week
- Cover Photo jQuery plugin like Facebook☆20Nov 15, 2012Updated 13 years ago
- Yii2 module for language switching☆10Jul 16, 2025Updated 6 months ago
- Debian package to set up a system as a kiosk browser☆14Feb 16, 2019Updated 6 years ago
- Match the case of `value` to that of `base`☆13Nov 20, 2022Updated 3 years ago
- ansible playground with multipass vm for macOS☆10Nov 1, 2022Updated 3 years ago