obilaniu / MVULinks
Neural Network accelerator powered by MVUs and RISC-V.
☆13Updated 10 months ago
Alternatives and similar repositories for MVU
Users that are interested in MVU are comparing it to the libraries listed below
Sorting:
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- ☆29Updated last month
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- APB Logic☆18Updated 5 months ago
- ☆28Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆27Updated 5 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- ☆21Updated 5 years ago
- ☆20Updated 2 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆14Updated this week
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago