obilaniu / MVULinks
Neural Network accelerator powered by MVUs and RISC-V.
☆13Updated 11 months ago
Alternatives and similar repositories for MVU
Users that are interested in MVU are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- ☆30Updated 2 months ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- ☆27Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated this week
- General Purpose AXI Direct Memory Access☆51Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Development of a Network on Chip Simulation using SystemC.☆33Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Network on Chip for MPSoC☆26Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- ☆29Updated 4 years ago
- ☆21Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- APB Logic☆18Updated 6 months ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago