maao666 / HPDLA
Systolic-array based Deep Learning Accelerator generator
☆24Updated 3 years ago
Related projects: ⓘ
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- IC implementation of TPU☆84Updated 4 years ago
- ☆58Updated 5 years ago
- HLS implemented systolic array structure☆38Updated 6 years ago
- ☆67Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆34Updated 4 years ago
- ☆32Updated 5 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆21Updated 3 years ago
- Verilog implementation of Softmax function☆45Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆26Updated last year
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ☆65Updated last year
- CNN accelerator☆26Updated 7 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆19Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆62Updated last year
- eyeriss-chisel3☆35Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆29Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆38Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆24Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- Library of approximate arithmetic circuits☆46Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago