The lab schedules for EECS168 at UC Riverside
☆520Nov 30, 2025Updated 6 months ago
Alternatives and similar repositories for ucr-eecs168-lab
Users that are interested in ucr-eecs168-lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- ☆13May 5, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 8 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆73Aug 9, 2022Updated 3 years ago
- ☆19Apr 28, 2026Updated last month
- ☆15Feb 2, 2026Updated 3 months ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- ☆76Aug 30, 2022Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆40Nov 24, 2022Updated 3 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆30Mar 13, 2025Updated last year
- ☆35Apr 20, 2021Updated 5 years ago
- Sample Code for Embedded and Real-Time Operating Systems by K. C. Wang☆28Feb 11, 2026Updated 3 months ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated 2 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆13Jul 1, 2018Updated 7 years ago
- Full duplex version of https://github.com/KastnerRG/riffa/issues/30☆26Oct 23, 2018Updated 7 years ago
- ☆69Jan 7, 2023Updated 3 years ago
- S32K1xx Cookbook - Software examples and startup codes (S32K1).☆16Aug 12, 2022Updated 3 years ago
- ☆35Sep 5, 2025Updated 8 months ago
- A Portable Linux-based Firmware for NVMe Computational Storage Devices☆32Jun 10, 2025Updated 11 months ago
- ☆12May 20, 2021Updated 5 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆29Sep 19, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Dec 17, 2015Updated 10 years ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 6 months ago
- A set of tools for understanding F2FS usage of ZNS devices, which allow for identifying the on-device locations of files and inodes, mapp…☆20Jan 19, 2025Updated last year
- TRAGEN: A Synthetic Trace Generator for Realistic Cache Simulations☆22Mar 25, 2024Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆22Jun 14, 2020Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆22Mar 20, 2025Updated last year