sheldonucr / ucr-eecs168-labLinks
The lab schedules for EECS168 at UC Riverside
☆532Updated last month
Alternatives and similar repositories for ucr-eecs168-lab
Users that are interested in ucr-eecs168-lab are comparing it to the libraries listed below
Sorting:
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆76Updated last month
- General Purpose AXI Direct Memory Access☆62Updated last year
- ☆66Updated 3 years ago
- ☆79Updated 11 years ago
- ☆40Updated 6 years ago
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 4 years ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆68Updated 9 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆27Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆140Updated 7 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- ☆52Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆38Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆55Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated 2 weeks ago
- ☆71Updated 7 years ago
- Design and UVM-TB of RISC -V Microprocessor☆32Updated last year
- A collection of commonly asked RTL design interview questions☆37Updated 8 years ago
- ☆38Updated 6 months ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆73Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Updated 8 years ago
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆37Updated 3 years ago