The lab schedules for EECS168 at UC Riverside
☆519Nov 30, 2025Updated 9 months ago
Alternatives and similar repositories for ucr-eecs168-lab
Users that are interested in ucr-eecs168-lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- EE 260 Winter 2017: Advanced VLSI Design☆69Dec 13, 2016Updated 9 years ago
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- ☆24Jun 17, 2014Updated 12 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- Lab Mouse Security research pertaining to RISC-V☆11May 13, 2017Updated 9 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- ☆13May 5, 2023Updated 3 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆38Aug 30, 2025Updated last year
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 8 years ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆40Nov 24, 2022Updated 3 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 10 years ago
- ☆35Apr 20, 2021Updated 5 years ago
- Sample Code for Embedded and Real-Time Operating Systems by K. C. Wang☆28Feb 11, 2026Updated 7 months ago
- ☆15Feb 2, 2026Updated 7 months ago
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Plugin for CTFd that integrates a web based shell☆13Apr 16, 2018Updated 8 years ago
- ☆69Jan 7, 2023Updated 3 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- Full duplex version of https://github.com/KastnerRG/riffa/issues/30☆27Oct 23, 2018Updated 7 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- ☆12May 20, 2021Updated 5 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- A modular hardware abstraction library☆53Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Safe LLVM bindings for Rust☆22Jan 8, 2024Updated 2 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 10 months ago
- ☆14Dec 17, 2015Updated 10 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- A set of tools for understanding F2FS usage of ZNS devices, which allow for identifying the on-device locations of files and inodes, mapp…☆20Jan 19, 2025Updated last year
- TRAGEN: A Synthetic Trace Generator for Realistic Cache Simulations☆21Mar 25, 2024Updated 2 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago