Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm
☆16Mar 3, 2018Updated 7 years ago
Alternatives and similar repositories for FFT
Users that are interested in FFT are comparing it to the libraries listed below
Sorting:
- Reusable image processing modules in SystemVerilog☆33Aug 7, 2017Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- FFT algorithm for fpga☆25Aug 17, 2021Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆26Apr 28, 2019Updated 6 years ago
- ☆11May 31, 2016Updated 9 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆40Jun 24, 2020Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- SystemVerilog UVM testbench example☆37May 8, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- ABSTRACT: In this paper, a two-stage grid connected photovoltaic system present which consists of inverter and dc-dc converter (Boost con…☆11Sep 15, 2021Updated 4 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- Open-source simulator for Surface Plasmon Resonance (SPR) applications implemented in C++ language.☆13Sep 3, 2019Updated 6 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- 200W 铝基板加热台控制器，具备PID 控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Example of ESP32 FUOTA process with rollback☆10Jan 30, 2024Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Xilinx AXI VIP example of use☆43Apr 24, 2021Updated 4 years ago
- Customized UVM Report Server☆42Feb 10, 2020Updated 6 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- Wireless Industrial Condition Monitoring solution☆14Jan 17, 2025Updated last year
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago