nelsoncsc / FFT
Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm
☆14Updated 7 years ago
Alternatives and similar repositories for FFT:
Users that are interested in FFT are comparing it to the libraries listed below
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- TCL scripts for FPGA (Xilinx)☆31Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- Network on Chip for MPSoC☆26Updated this week
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆32Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆16Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Various projects of SPI loader module for xilinx fpga☆30Updated 4 years ago
- UVM testbench for verifying the Pulpino SoC☆13Updated 5 years ago
- ☆12Updated 2 months ago
- Generic AXI master stub☆19Updated 10 years ago
- ☆17Updated 10 years ago
- FFT algorithm for fpga☆19Updated 3 years ago
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- Single Port RAM, Dual Port RAM, FIFO☆24Updated 2 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- NoC based MPSoC☆10Updated 10 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Updated 8 years ago
- 位宽和深度可定制的异步FIFO☆13Updated 10 months ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆16Updated 8 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 3 months ago