harvard-acc / ESP_Systolic_Array_AcceleratorLinks
☆4Updated 4 years ago
Alternatives and similar repositories for ESP_Systolic_Array_Accelerator
Users that are interested in ESP_Systolic_Array_Accelerator are comparing it to the libraries listed below
Sorting:
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆72Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- ☆27Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- ☆10Updated 2 years ago
- Algorithmic C Machine Learning Library☆26Updated 7 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆31Updated 2 months ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆17Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆36Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 6 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- ☆36Updated 4 months ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆45Updated 8 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- ☆34Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆8Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year