VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (RL). It provides a generic Gym environment implementation for building cocotb-based testbenches for verifying any hardware design.
☆30Oct 5, 2022Updated 3 years ago
Alternatives and similar repositories for VeRLPy
Users that are interested in VeRLPy are comparing it to the libraries listed below
Sorting:
- LLM4DV☆16Sep 30, 2024Updated last year
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- ☆32Dec 16, 2021Updated 4 years ago
- ☆15May 24, 2023Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Dec 21, 2025Updated 2 months ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆14Jan 7, 2023Updated 3 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 8 months ago
- Memory consistency model checking and test generation library.☆16Oct 14, 2016Updated 9 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- ☆17Jul 11, 2021Updated 4 years ago
- ☆48Jul 6, 2023Updated 2 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆117May 18, 2023Updated 2 years ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆46Oct 7, 2025Updated 4 months ago
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- Testing processors with Random Instruction Generation☆55Jan 13, 2026Updated last month
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- ☆19Jul 12, 2024Updated last year