VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (RL). It provides a generic Gym environment implementation for building cocotb-based testbenches for verifying any hardware design.
☆31Oct 5, 2022Updated 3 years ago
Alternatives and similar repositories for VeRLPy
Users that are interested in VeRLPy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated 2 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 6 months ago
- GNN-RE datasets for circuit recognition☆59May 16, 2023Updated 3 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Complete simulation of IEEE 754 fixed and floating point specification to any precision☆13Aug 26, 2020Updated 5 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- Simplifier of logical functions using Quine-McCluskey algorithm☆27Jun 24, 2018Updated 7 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆25Feb 24, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆145May 14, 2026Updated last week
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- Fuzz everything! Now let's fuzz chip!☆41Apr 17, 2026Updated last month
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 9 years ago
- ☆16Jan 7, 2023Updated 3 years ago
- Testing processors with Random Instruction Generation☆58Jan 13, 2026Updated 4 months ago
- Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)☆22Mar 9, 2023Updated 3 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆29Jun 4, 2025Updated 11 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆33Dec 16, 2021Updated 4 years ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆28Jul 12, 2024Updated last year
- ☆17Oct 2, 2019Updated 6 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- Machine Generated Analog IC Layout☆286Apr 24, 2024Updated 2 years ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆47Oct 7, 2025Updated 7 months ago
- ☆15Sep 14, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 4 months ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- ☆21Nov 22, 2021Updated 4 years ago