aebeljs / VeRLPy
VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (RL). It provides a generic Gym environment implementation for building cocotb-based testbenches for verifying any hardware design.
☆22Updated last year
Related projects: ⓘ
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆72Updated 5 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆29Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated 7 months ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆16Updated 5 years ago
- ☆21Updated 4 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆38Updated last year
- This is a tutorial on standard digital design flow☆71Updated 3 years ago
- ☆19Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆42Updated 3 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- Datasets for EDA LLM research☆16Updated 3 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆23Updated 3 years ago
- APB UVC ported to Verilator☆11Updated 10 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 3 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Updated 8 months ago
- ☆11Updated 2 months ago
- ☆37Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆30Updated 3 months ago
- EDA physical synthesis optimization kit☆49Updated 10 months ago
- Project repo for the POSH on-chip network generator☆41Updated last year
- Hardware Formal Verification☆14Updated 4 years ago
- Digital Standard Cells based SAR ADC☆11Updated 3 years ago
- Algorithmic C Machine Learning Library☆20Updated last month
- ☆3Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆45Updated last year
- Useful UVM extensions☆20Updated 2 months ago
- SystemVerilog modules and classes commonly used for verification☆42Updated 2 months ago