aebeljs / VeRLPy
VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (RL). It provides a generic Gym environment implementation for building cocotb-based testbenches for verifying any hardware design.
☆25Updated 2 years ago
Alternatives and similar repositories for VeRLPy
Users that are interested in VeRLPy are comparing it to the libraries listed below
Sorting:
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ☆27Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆44Updated 4 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆56Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆35Updated 5 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 11 months ago
- EDA physical synthesis optimization kit☆54Updated last year
- SystemVerilog RTL Linter for YoSys☆20Updated 5 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 3 years ago
- Complete tutorial code.☆20Updated last year
- This is a tutorial on standard digital design flow☆77Updated 3 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- Useful UVM extensions☆22Updated 10 months ago
- ☆20Updated 3 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆20Updated 6 years ago
- ideas and eda software for vlsi design☆50Updated last week
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆25Updated last week
- ☆44Updated 5 years ago
- Python interface for cross-calling with HDL☆32Updated this week
- APB UVC ported to Verilator☆11Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 3 months ago