aebeljs / VeRLPy
VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (RL). It provides a generic Gym environment implementation for building cocotb-based testbenches for verifying any hardware design.
☆24Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for VeRLPy
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆18Updated 5 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 weeks ago
- EE 260 Winter 2017: Advanced VLSI Design☆58Updated 7 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- Code snippets from articles published on www.amiq.com/consulting/blog☆34Updated 5 months ago
- slang-based frontend for Yosys☆43Updated this week
- SystemVerilog modules and classes commonly used for verification☆44Updated 4 months ago
- ☆39Updated 4 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- Running Python code in SystemVerilog☆63Updated 4 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆31Updated 3 weeks ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- ☆13Updated 2 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 3 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- ☆22Updated 5 years ago
- Useful UVM extensions☆20Updated 4 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆114Updated last month
- An open source, parameterized SystemVerilog digital hardware IP library☆23Updated 5 months ago
- Python Tool for UVM Testbench Generation☆48Updated 6 months ago