Triple Modular Redundancy
☆30Sep 4, 2019Updated 6 years ago
Alternatives and similar repositories for TMR
Users that are interested in TMR are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- development interface mil-std-1553b for system on chip☆24Feb 2, 2018Updated 8 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 4 months ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Nov 29, 2024Updated last year
- ☆12Mar 9, 2018Updated 8 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Primary GIT Repository for the Zephyr Project☆12Updated this week
- Python library to generate XTCE XML☆12Jan 5, 2026Updated 2 months ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆30Nov 9, 2015Updated 10 years ago
- System on Module based on Microchip PolarFire MPFS250T SoC☆23Dec 11, 2025Updated 3 months ago
- JESD204B core for Migen/MiSoC☆36May 5, 2021Updated 4 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated 2 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Oct 7, 2020Updated 5 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Nov 3, 2019Updated 6 years ago
- GoAI 2.0 Public Repository☆25Apr 11, 2022Updated 3 years ago
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆23Jun 8, 2021Updated 4 years ago
- Documentation relevant to the available repositories on RISCV-on-Microsemi-FPGA☆14Nov 21, 2018Updated 7 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆13Apr 12, 2023Updated 2 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- Complete end-to-end FPGA trading system: hardware acceleration (<5μs latency), kernel bypass (AF_XDP, DPDK), automated market maker, FIX …☆24Mar 17, 2026Updated last week
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- ☆23Mar 15, 2023Updated 3 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Mar 13, 2026Updated last week
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago