Triple Modular Redundancy
☆30Sep 4, 2019Updated 6 years ago
Alternatives and similar repositories for TMR
Users that are interested in TMR are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- development interface mil-std-1553b for system on chip☆25Feb 2, 2018Updated 8 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- A collection of Opal Kelly provided design resources☆18Nov 7, 2025Updated 6 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆36Nov 29, 2024Updated last year
- ☆12Mar 9, 2018Updated 8 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Primary GIT Repository for the Zephyr Project☆12Updated this week
- Python library to generate XTCE XML☆12Jan 5, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- JESD204B core for Migen/MiSoC☆36May 5, 2021Updated 5 years ago
- NVMe-oF for Windows.☆15Feb 4, 2023Updated 3 years ago
- PTP Dataset Analysis Library (PTP-DAL)☆13Sep 7, 2021Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- VHDL PCIe Transceiver☆33Jul 2, 2020Updated 5 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Nov 3, 2019Updated 6 years ago
- GoAI 2.0 Public Repository☆26Apr 11, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆24Jun 8, 2021Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆13Apr 12, 2023Updated 3 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- ☆18Oct 27, 2025Updated 6 months ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 5 months ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15May 12, 2026Updated last week
- A 60% Low Latency FPGA Mech Keyboard☆34Jan 31, 2024Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago