ThalesGroup / TMRLinks
Triple Modular Redundancy
☆27Updated 5 years ago
Alternatives and similar repositories for TMR
Users that are interested in TMR are comparing it to the libraries listed below
Sorting:
- VHDL PCIe Transceiver☆29Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- Small footprint and configurable JESD204B core☆45Updated 2 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 2 weeks ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- ☆32Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆26Updated 5 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 5 months ago
- general-cores☆20Updated 2 weeks ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- ☆26Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆31Updated 8 months ago
- Library of reusable VHDL components☆28Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- ☆12Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month