ThalesGroup / TMRLinks
Triple Modular Redundancy
☆27Updated 6 years ago
Alternatives and similar repositories for TMR
Users that are interested in TMR are comparing it to the libraries listed below
Sorting:
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- general-cores☆21Updated 3 months ago
- Small footprint and configurable JESD204B core☆47Updated last week
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated 9 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- Library of reusable VHDL components☆28Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- ☆26Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆32Updated 11 months ago