Задание RTL и RTL Pro треков хакатона SoC Design Challenge 2024
☆11May 27, 2024Updated 2 years ago
Alternatives and similar repositories for SoCDC_RTL_2024
Users that are interested in SoCDC_RTL_2024 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий канала Verification For All☆17Oct 4, 2026Updated last month
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆55Sep 20, 2026Updated last month
- Simple way for build-in SVG image in your Markdown file☆14Jan 2, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA exercise for beginners☆62Oct 10, 2026Updated last month
- ☆11Sep 21, 2026Updated last month
- Verification IP project for I3C protocol☆29May 28, 2026Updated 5 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆33Dec 5, 2024Updated last year
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- SystemVerilog language-oriented exercises☆76Jul 8, 2026Updated 4 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆28Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆24Sep 26, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This contribution contains demonstrations of using MATLAB to control the Analog Devices, Inc. ADALM PHASER kit.☆19May 8, 2026Updated 6 months ago
- Example of how to get started with olofk/fusesoc.☆20Jul 25, 2021Updated 5 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆20Mar 30, 2025Updated last year
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 27, 2026Updated last month
- ☆19Jun 2, 2025Updated last year
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆29Nov 2, 2026Updated last week
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Laboratory course on RISC-V Processor Development☆365Oct 31, 2026Updated last week
- Testbenches for HDL projects☆25Updated this week
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆26Apr 25, 2025Updated last year
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- Учебные материалы Альянса RISC-V☆19Jun 30, 2025Updated last year
- ☆52Jul 8, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆26Updated this week
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆37Jul 17, 2025Updated last year
- MAxPy: A Framework for Bridging Approximate Computing Circuits to its Applications☆11Jul 31, 2024Updated 2 years ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- SystemVerilog Linter based on pyslang☆34May 5, 2025Updated last year
- ☆14Oct 5, 2024Updated 2 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
Are these results useful?