esynr3z / corsairView external linksLinks
Control and Status Register map generator for HDL projects
☆130May 24, 2025Updated 8 months ago
Alternatives and similar repositories for corsair
Users that are interested in corsair are comparing it to the libraries listed below
Sorting:
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- ☆17Jan 21, 2026Updated 3 weeks ago
- Control and status register code generator toolchain☆173Dec 3, 2025Updated 2 months ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 2 years ago
- An abstraction library for interfacing EDA tools☆750Feb 10, 2026Updated last week
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- ☆31Jan 22, 2026Updated 3 weeks ago
- WaveDrom compatible python command line☆112Jun 2, 2023Updated 2 years ago
- Resources for my first book☆22Jun 21, 2023Updated 2 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Xilinx AXI VIP example of use☆43Apr 24, 2021Updated 4 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆74Dec 12, 2025Updated 2 months ago
- SystemRDL 2.0 language compiler front-end☆271Jan 16, 2026Updated last month
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆813Updated this week
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- A dependency management tool for hardware projects.☆345Updated this week
- Python package for writing Value Change Dump (VCD) files.☆130Nov 10, 2024Updated last year
- Style guide enforcement for VHDL☆233Feb 5, 2026Updated last week
- みんなのSystemVerilog☆19May 12, 2022Updated 3 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 3 months ago
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Aug 1, 2019Updated 6 years ago
- Various JTAG boundary scan tools☆36Dec 1, 2020Updated 5 years ago
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 9, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆691Dec 14, 2025Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,251Feb 10, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- The UVM written in Python☆501Feb 10, 2026Updated last week
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year