Control and Status Register map generator for HDL projects
☆134May 24, 2025Updated 10 months ago
Alternatives and similar repositories for corsair
Users that are interested in corsair are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- ☆19Apr 2, 2026Updated last week
- Code generation tool for control and status registers☆452Apr 2, 2026Updated last week
- Control and status register code generator toolchain☆183Mar 24, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Resources for my first book☆23Jun 21, 2023Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆27Jul 31, 2023Updated 2 years ago
- ☆42Mar 9, 2026Updated last month
- WaveDrom compatible python command line☆115Jun 2, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Basic Common Modules☆46Mar 18, 2026Updated 3 weeks ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- Xilinx AXI VIP example of use☆43Apr 24, 2021Updated 4 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆821Updated this week
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A dependency management tool for hardware projects.☆360Apr 2, 2026Updated last week
- SystemRDL 2.0 language compiler front-end☆275Mar 24, 2026Updated 2 weeks ago
- Style guide enforcement for VHDL☆236Feb 5, 2026Updated 2 months ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- Simple Python Module to access PCIe Endpoint BARs☆23Dec 15, 2025Updated 3 months ago
- Python package for writing Value Change Dump (VCD) files.☆132Nov 10, 2024Updated last year
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog AXI stream components for FPGA implementation☆879Feb 27, 2025Updated last year
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 5 months ago
- ☆30Jun 16, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,312Apr 2, 2026Updated last week
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆78Mar 28, 2026Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆705Dec 14, 2025Updated 3 months ago
- The UVM written in Python☆520Mar 30, 2026Updated last week