Control and Status Register map generator for HDL projects
☆149May 24, 2025Updated last year
Alternatives and similar repositories for corsair
Users that are interested in corsair are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- Control and status register code generator toolchain☆220Sep 1, 2026Updated last month
- ☆20Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 3 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated 4 months ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Resources for my first book☆22Jun 21, 2023Updated 3 years ago
- WaveDrom compatible python command line☆117Jun 2, 2023Updated 3 years ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- Basic Common Modules☆48Oct 5, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated 2 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- Xilinx AXI VIP example of use☆46Apr 24, 2021Updated 5 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆848Oct 3, 2026Updated last week
- Style guide enforcement for VHDL☆255Sep 6, 2026Updated last month
- SystemRDL 2.0 language compiler front-end☆287Oct 7, 2026Updated last week
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- An open-source HDL register code generator fast enough to run in real time.☆91Oct 6, 2026Updated last week
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 5 years ago
- A dependency management tool for hardware projects.☆398Oct 1, 2026Updated last week
- Coverview☆35Oct 5, 2026Updated last week
- Simple Python Module to access PCIe Endpoint BARs☆23Dec 15, 2025Updated 9 months ago
- Python package for writing Value Change Dump (VCD) files.☆136Aug 11, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,475Sep 25, 2026Updated 2 weeks ago
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog AXI stream components for FPGA implementation☆921Feb 27, 2025Updated last year
- ☆33Jun 16, 2024Updated 2 years ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 11 months ago
- cocotb: Python-based chip (RTL) verification☆2,540Updated this week
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆741Updated this week
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14May 12, 2015Updated 11 years ago