Control and Status Register map generator for HDL projects
☆140May 24, 2025Updated last year
Alternatives and similar repositories for corsair
Users that are interested in corsair are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated last year
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- ☆19Jun 15, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆461Updated this week
- Control and status register code generator toolchain☆198May 5, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Resources for my first book☆23Jun 21, 2023Updated 3 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated last year
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- An abstraction library for interfacing EDA tools☆774Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Jun 3, 2026Updated last month
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 2 years ago
- ☆44Mar 9, 2026Updated 3 months ago
- WaveDrom compatible python command line☆116Jun 2, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Basic Common Modules☆48Jun 24, 2026Updated last week
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆835May 14, 2026Updated last month
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Style guide enforcement for VHDL☆245Jun 19, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xilinx AXI VIP example of use☆44Apr 24, 2021Updated 5 years ago
- A dependency management tool for hardware projects.☆378Jun 25, 2026Updated last week
- SystemRDL 2.0 language compiler front-end☆280Apr 10, 2026Updated 2 months ago
- Simple Python Module to access PCIe Endpoint BARs☆23Dec 15, 2025Updated 6 months ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 3 years ago
- Python package for writing Value Change Dump (VCD) files.☆135Nov 10, 2024Updated last year
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog AXI stream components for FPGA implementation☆898Feb 27, 2025Updated last year
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 8 months ago
- ☆31Jun 16, 2024Updated 2 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆82Mar 28, 2026Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆718Dec 14, 2025Updated 6 months ago
- The UVM written in Python☆556Updated this week