Control and Status Register map generator for HDL projects
☆149May 24, 2025Updated last year
Alternatives and similar repositories for corsair
Users that are interested in corsair are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Code generation tool for control and status registers☆477Sep 11, 2026Updated last month
- Control and status register code generator toolchain☆228Oct 26, 2026Updated last week
- ☆20Oct 27, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 3 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- A tool for creating HDL-Schematics☆10Updated this week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆28Jul 31, 2023Updated 3 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 5 months ago
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- SystemRDL 2.0 language compiler front-end☆289Oct 7, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Basic Common Modules☆48Updated this week
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Resources for my first book☆22Jun 21, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Oct 23, 2026Updated last week
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆72Oct 22, 2026Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Updated this week
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- A huge VHDL library for FPGA and digital ASIC development☆482Updated this week
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 3 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 3 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 11 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- bit field diagram renderer☆396Oct 25, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- Xilinx AXI VIP example of use☆46Apr 24, 2021Updated 5 years ago
- Dockerfile for ModelSim Version 16 GUI☆16Aug 16, 2021Updated 5 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆745Oct 11, 2026Updated 3 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆92Updated this week
- AXI interface modules for Cocotb☆368Aug 24, 2026Updated 2 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆68Sep 22, 2026Updated last month