An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.
☆34Nov 17, 2024Updated last year
Alternatives and similar repositories for SGDH-RVSoC
Users that are interested in SGDH-RVSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL agent team; Harness for Agentic hardware design and verificiation.☆44Jul 17, 2026Updated 3 weeks ago
- ☆261Apr 8, 2024Updated 2 years ago
- ai_accelerator_basic_for_student (no solve)☆18Mar 27, 2020Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- go.sh - linux console manager bash script☆12Feb 12, 2026Updated 6 months ago
- AX7Z020B board is widely used in security monitoring, automotive electronics, machine vision, intelligent manufacturing, video and audio …☆16Feb 26, 2024Updated 2 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆22Jul 30, 2026Updated 2 weeks ago
- 인하대학교 수강신청에서 원하는 시간표를 쉽게 만들어 드립니다.☆15Feb 11, 2022Updated 4 years ago
- Superscalar dual-issue RISC-V processor☆19Aug 4, 2026Updated last week
- ☆12Aug 4, 2022Updated 4 years ago
- ☆46Mar 31, 2025Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- Harmonic-NAS: Hardware-Aware Multimodal Neural Architecture Search on Resource-constrained Devices (ACML 2023)☆16May 7, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Apr 8, 2025Updated last year
- ☆13Apr 9, 2018Updated 8 years ago
- ☆25Nov 30, 2018Updated 7 years ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆20Nov 17, 2022Updated 3 years ago
- ☆16Jan 17, 2023Updated 3 years ago
- Inline PTX Assembly in CUDA example☆15May 7, 2022Updated 4 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- ☆15Oct 12, 2020Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆116Jan 4, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Nov 1, 2021Updated 4 years ago
- AES encryption implementation for AVR in assembly☆22Mar 5, 2016Updated 10 years ago
- RealTime Motion Capture Toolbox for Matlab☆10Apr 11, 2016Updated 10 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆19Oct 19, 2024Updated last year
- ☆16Mar 10, 2024Updated 2 years ago
- ☆21Jul 24, 2026Updated 2 weeks ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 11 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆177Mar 5, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An evolving lightweight Post-Quantum Cryptography (PQC) RISC-V extension architecture.☆17Jul 31, 2026Updated last week
- ☆12Jan 13, 2022Updated 4 years ago
- ☆15Feb 10, 2021Updated 5 years ago
- ☆12Sep 18, 2024Updated last year
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 2 years ago
- ☆13Jan 3, 2026Updated 7 months ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆24May 15, 2024Updated 2 years ago