semisgdh / SGDH-RVSoCLinks
An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.
☆25Updated 8 months ago
Alternatives and similar repositories for SGDH-RVSoC
Users that are interested in SGDH-RVSoC are comparing it to the libraries listed below
Sorting:
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆135Updated 5 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- AMD University Program HLS tutorial☆99Updated 9 months ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆79Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆195Updated 6 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- Vitis HLS Library for FINN☆204Updated last week
- IC implementation of Systolic Array for TPU☆264Updated 9 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 6 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆388Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆296Updated 2 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 3 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆352Updated 6 months ago
- ai_accelerator_basic_for_student (no solve)☆12Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆166Updated last month
- Processing-In-Memory (PIM) Simulator☆181Updated 8 months ago
- ☆113Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆128Updated 7 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆277Updated 3 months ago