semisgdh / SGDH-RVSoCLinks
An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.
☆22Updated 7 months ago
Alternatives and similar repositories for SGDH-RVSoC
Users that are interested in SGDH-RVSoC are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- ☆12Updated 5 years ago
- Processing-In-Memory (PIM) Simulator☆169Updated 6 months ago
- ☆14Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆128Updated 3 months ago
- ai_accelerator_basic_for_student (no solve)☆12Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆30Updated 6 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆56Updated 10 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆22Updated 4 months ago
- AMD University Program HLS tutorial☆97Updated 7 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆86Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago