semisgdh / SGDH-RVSoCLinks
An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.
☆22Updated 6 months ago
Alternatives and similar repositories for SGDH-RVSoC
Users that are interested in SGDH-RVSoC are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆125Updated 3 months ago
- ☆14Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- Processing-In-Memory (PIM) Simulator☆165Updated 5 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆29Updated 6 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆55Updated 9 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆31Updated 5 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Verilog implementation of Softmax function☆66Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- AMD University Program HLS tutorial☆95Updated 7 months ago
- ☆75Updated 10 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- ai_accelerator_basic_for_student (no solve)☆11Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆61Updated 4 years ago
- ☆65Updated 6 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Public release☆51Updated 5 years ago
- CNN simd based accelerator using Vitis HLS☆10Updated 2 years ago