Alternatives and similar repositories for Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router

Users that are interested in Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router are comparing it to the libraries listed below

• gatelabdavis / RANE
  ☆23Updated 2 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated 5 months ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• lsils / kitty
  C++ truth table library
  ☆63Updated 4 months ago
• markusa4 / dejavu
  fast probabilistic symmetry detection on graphs
  ☆17Updated 2 months ago
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆26Updated 2 years ago
• herumi / xbyak_riscv
  ☆50Updated this week
• tum-ei-eda / seal5
  Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization
  ☆24Updated this week
• Baltoli / accsynt
  Program synthesis tools and utilities for LLVM.
  ☆20Updated 2 years ago
• kagandikmen / TPU.sv
  Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1
  ☆21Updated last month
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆39Updated 9 months ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆46Updated 8 years ago
• Gy-Hu / E-Syn2
  E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
  ☆24Updated 5 months ago
• syntacore / rvv-simulator
  RISC-V vector extension ISA simulation
  ☆16Updated 6 years ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆16Updated last year
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• ymanerka / rtlcheck
  RTLCheck
  ☆23Updated 7 years ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 3 years ago
• mirekez / cpphdl
  C++ HDL (Hardware Description Language)
  ☆35Updated 2 weeks ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• jianyicheng / HLS-benchmarks
  Benchmarks for High-Level Synthesis
  ☆10Updated 2 years ago
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆16Updated 5 years ago
• stdgregwar / elve
  ELVE : ELVE Logic Visualization Engine
  ☆11Updated 8 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 9 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 3 years ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆19Updated 6 years ago
• berkeley-abc / mvsis
  A copy of the latest version of MVSIS
  ☆12Updated 4 years ago
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆19Updated last year