AmeerAbdelhadi / Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router
This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.
☆11Updated 8 years ago
Alternatives and similar repositories for Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router:
Users that are interested in Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router are comparing it to the libraries listed below
- ☆22Updated last year
- C++ truth table library☆51Updated 9 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆21Updated 6 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆12Updated 3 years ago
- Memory consistency model checking and test generation library.☆14Updated 8 years ago
- Pathfinder routing algorithm practice☆12Updated 7 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- RISC-V vector extension ISA simulation☆16Updated 5 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆14Updated 3 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆35Updated 6 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆59Updated 2 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆21Updated last year
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated last year
- ☆15Updated 3 years ago
- ☆15Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Program synthesis tools and utilities for LLVM.☆20Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 6 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆80Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆26Updated 6 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- ☆14Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- Parsing library for BLIF netlists☆18Updated 2 months ago
- ☆15Updated 6 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆26Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago