AmeerAbdelhadi / Multi-Sink-Lee-Moore-Shortest-Path-Maze-RouterLinks
This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.
☆13Updated 9 years ago
Alternatives and similar repositories for Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router
Users that are interested in Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router are comparing it to the libraries listed below
Sorting:
- ☆23Updated 2 years ago
- C++ truth table library☆64Updated 5 months ago
- Program synthesis tools and utilities for LLVM.☆20Updated 2 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- ☆11Updated 6 months ago
- fast probabilistic symmetry detection on graphs☆17Updated 3 weeks ago
- ☆32Updated last month
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆26Updated 7 months ago
- ELVE : ELVE Logic Visualization Engine☆11Updated 8 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆14Updated 6 months ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 10 months ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 3 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Updated 2 months ago
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆31Updated last year
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Updated 2 weeks ago
- RTLCheck☆24Updated 7 years ago
- RISC-V vector extension ISA simulation☆16Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Updated 8 months ago
- Fork of LLVM for demonstrating optimization pass development☆31Updated 2 years ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆18Updated last year
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆21Updated last year
- A C++ Hardware Description Language and Toolchain☆23Updated 2 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆50Updated 2 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆39Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- An advanced header-only exact synthesis library☆30Updated 3 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated this week