AmeerAbdelhadi / Multi-Sink-Lee-Moore-Shortest-Path-Maze-RouterLinks
This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.
☆13Updated 9 years ago
Alternatives and similar repositories for Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router
Users that are interested in Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router are comparing it to the libraries listed below
Sorting:
- ☆23Updated 2 years ago
- C++ truth table library☆62Updated 4 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆22Updated 5 months ago
- Program synthesis tools and utilities for LLVM.☆20Updated 2 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- ☆11Updated 5 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- ELVE : ELVE Logic Visualization Engine☆11Updated 8 years ago
- fast probabilistic symmetry detection on graphs☆17Updated last month
- A C++ Hardware Description Language and Toolchain☆23Updated 2 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 3 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Updated 8 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- RTLCheck☆23Updated 7 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆36Updated 6 months ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆23Updated this week
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆14Updated 4 months ago
- Niklas Een's ABC/ZZ framework☆24Updated 3 years ago
- ☆48Updated 3 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆39Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Updated 7 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 2 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆19Updated 3 weeks ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 5 months ago
- An advanced circuit-based sat solver☆35Updated 9 months ago