AmeerAbdelhadi / Multi-Sink-Lee-Moore-Shortest-Path-Maze-RouterLinks
This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.
☆13Updated 9 years ago
Alternatives and similar repositories for Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router
Users that are interested in Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router are comparing it to the libraries listed below
Sorting:
- ☆23Updated 2 years ago
- C++17 implementation of an AST for Verilog code generation☆25Updated 2 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- Program synthesis tools and utilities for LLVM.☆20Updated 2 years ago
- C++ truth table library☆60Updated last month
- fast probabilistic symmetry detection on graphs☆15Updated last week
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 6 months ago
- ☆11Updated 2 months ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 3 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆21Updated 3 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆21Updated 3 weeks ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆18Updated 3 months ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆13Updated last year
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- CV32E40X Design-Verification environment☆13Updated last year
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- RTLCheck☆22Updated 6 years ago
- RISC-V vector extension ISA simulation☆16Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last month
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆15Updated 3 months ago
- Pathfinder routing algorithm practice☆15Updated 8 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆32Updated 3 months ago
- Convert C files into Verilog☆19Updated 6 years ago
- Hardware Formal Verification☆15Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- ☆19Updated last year