AmeerAbdelhadi / Multi-Sink-Lee-Moore-Shortest-Path-Maze-RouterLinks
This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.
☆13Updated 9 years ago
Alternatives and similar repositories for Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router
Users that are interested in Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router are comparing it to the libraries listed below
Sorting:
- Single Layer Maze Router☆8Updated 3 years ago
- ☆23Updated 2 years ago
- fast probabilistic symmetry detection on graphs☆15Updated last month
- C++ truth table library☆59Updated 2 weeks ago
- Program synthesis tools and utilities for LLVM.☆20Updated 2 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆20Updated last month
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆20Updated last month
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- ☆11Updated last month
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 2 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆17Updated last year
- RISC-V vector extension ISA simulation☆16Updated 6 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆18Updated last month
- A C++ Hardware Description Language and Toolchain☆23Updated last year
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- ☆48Updated this week
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 5 months ago
- Synthesis of loop-free programs☆18Updated 3 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆31Updated 2 months ago
- ELVE : ELVE Logic Visualization Engine☆11Updated 8 years ago
- Solving floating point SMT constraints on a GPU☆49Updated 4 years ago
- RTLCheck☆22Updated 6 years ago
- Fork of LLVM for demonstrating optimization pass development☆30Updated 2 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆40Updated 5 months ago
- LLVM-based type and memory allocation tracking sanitizer☆54Updated last week
- CV32E40X Design-Verification environment☆12Updated last year
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆13Updated 11 months ago
- ☆15Updated 2 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Updated 7 years ago