Alternatives and similar repositories for m2s-bench-amdsdk-2.5-src

Users that are interested in m2s-bench-amdsdk-2.5-src are comparing it to the libraries listed below

• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆16Updated 9 years ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆21Updated 6 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated 6 months ago
• shinezyy / gem5-official-old
  ☆21Updated 4 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆25Updated 7 years ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆119Updated 2 years ago
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆16Updated 6 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆42Updated 2 years ago
• wehu / c-mlir
  A translator from c to MLIR
  ☆33Updated 4 years ago
• mariobadr / statistical-simulation
  Multiple approaches to statistical simulation for computer architects
  ☆15Updated 5 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated 7 months ago
• pnnl / COMET
  ☆41Updated 4 months ago
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆45Updated 2 years ago
• andidr / teckyl
  An MLIR frontend for tensor expressions
  ☆24Updated 5 years ago
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆71Updated last year
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆25Updated last year
• sstsimulator / sst-elements
  SST Architectural Simulation Components and Libraries
  ☆113Updated this week
• Errare-humanum-est / HeteroGen
  We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …
  ☆20Updated 4 years ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆16Updated last year
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆65Updated 3 years ago
• sparcians / stf_spec
  An open-source Simulation Trace Format specification
  ☆15Updated 2 months ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆35Updated 2 years ago
• darchr / gem5art
  Artifact, reproducibility, and testing utilites for gem5
  ☆23Updated 4 years ago
• ychen306 / vegen
  ☆31Updated 3 years ago
• hkust-adsl / gass
  ☆40Updated 3 years ago
• milo168 / FPGA25_SAT_Accel
  FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository
  ☆14Updated 10 months ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆28Updated 3 years ago
• Multi2Sim / multi2sim
  Multi2Sim source code
  ☆134Updated 7 years ago
• decodecudabinary / Decoding-CUDA-Binary
  ☆54Updated 6 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆36Updated 3 years ago