cyjseagull / SHMA
SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators
☆62Updated 7 years ago
Alternatives and similar repositories for SHMA:
Users that are interested in SHMA are comparing it to the libraries listed below
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆76Updated 5 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 7 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆54Updated 4 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- ☆26Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 8 months ago
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆49Updated 2 years ago
- ☆30Updated 4 years ago
- ☆7Updated 4 years ago
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆81Updated 5 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆18Updated 9 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆45Updated last year
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆42Updated 2 years ago
- ☆68Updated last year
- Examples of DPU programs using the UPMEM DPU SDK☆43Updated 2 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆13Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆49Updated 7 months ago
- This repository contains an extended version of SMCSim (originally by Erfan Azarkhish), used for near-data-processing research by Jiwon C…☆14Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆20Updated 4 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆62Updated 2 weeks ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago