cyjseagull / SHMA
SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators
☆59Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for SHMA
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆71Updated 5 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 9 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆42Updated 7 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆53Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- An FPGA-based full-stack in-storage computing system.☆36Updated 4 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆35Updated 7 months ago
- ☆21Updated last year
- Clio, ASPLOS'22.☆71Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆22Updated 3 months ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆49Updated 2 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 7 months ago
- gem5 Tips & Tricks☆63Updated 4 years ago
- ☆28Updated 3 years ago
- ☆66Updated 3 years ago
- VANS: A validated NVRAM simulator☆26Updated 11 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- This is where gem5 based DRAM cache models live.☆14Updated last year
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆40Updated 6 years ago
- ☆60Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Exploring the Design Space of Page Management for Multi-Tiered Memory Systems (USENIX ATC '21)☆43Updated 2 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆78Updated 5 years ago
- USIMM: the Utah SImulated Memory Module☆21Updated 10 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- A place to store the CXL simulator☆125Updated 4 months ago
- ☆60Updated 3 years ago