Alternatives and similar repositories for SHMA:

Users that are interested in SHMA are comparing it to the libraries listed below

• cyjseagull / gem5-nvmain-hybrid-simulator
  gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
  ☆76Updated 5 years ago
• AXLEproject / axle-zsim-nvmain
  This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…
  ☆25Updated 10 years ago
• CMU-SAFARI / IMPICA
  This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…
  ☆44Updated 7 years ago
• CGCL-codes / HSCC
  HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…
  ☆54Updated 4 years ago
• SEAL-UCSB / NVmain
  NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories
  ☆81Updated 5 years ago
• basicthinker / ThyNVM
  ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…
  ☆29Updated 7 years ago
• spypaul / MQSim_CXL_Linux
  ☆26Updated last year
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆37Updated 4 years ago
• CGCL-codes / HME
  HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …
  ☆49Updated 2 years ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆46Updated last year
• wilkening-mark / RecSSD-OpenSSDFirmware
  ☆7Updated 4 years ago
• project-kona / asplos21-ae
  ☆30Updated 4 years ago
• stanford-mast / zsim
  A fast and scalable x86-64 multicore simulator
  ☆31Updated 4 years ago
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆34Updated 9 months ago
• basicthinker / Sexain-MemController
  A simulator of a memory controller designed for hybrid DRAM+NVM.
  ☆18Updated 9 years ago
• spypaul / MQSim_CXL
  ☆69Updated last year
• jimstevens2001 / HybridSim
  Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory
  ☆17Updated last year
• CMU-SAFARI / GPGPUSim-Ramulator
  The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…
  ☆55Updated 5 years ago
• upmem / dpu_demo
  Examples of DPU programs using the UPMEM DPU SDK
  ☆43Updated 3 months ago
• efeslab / optimus-hypervisor
  ☆19Updated 4 years ago
• darchr / dram-cache-model
  This is where gem5 based DRAM cache models live.
  ☆16Updated 2 years ago
• miglopst / PIM_NDP_papers
  ☆66Updated 4 years ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆44Updated 2 years ago
• CMU-SAFARI / MemBen
  Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …
  ☆22Updated 4 years ago
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
  ☆67Updated last month
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆27Updated last year
• estwings57 / CasHMC
  CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube
  ☆21Updated 6 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆74Updated 3 years ago
• PSAL-POSTECH / M2NDP-public
  A Cycle-level simulator for M2NDP
  ☆26Updated this week
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago