wangziqi2013 / zsim-base
Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)
☆13Updated 2 years ago
Alternatives and similar repositories for zsim-base:
Users that are interested in zsim-base are comparing it to the libraries listed below
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- ☆18Updated 5 years ago
- ☆24Updated last year
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- ☆32Updated 4 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆75Updated 10 months ago
- ☆16Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆35Updated 2 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Creating beautiful gem5 simulations☆47Updated 4 years ago
- ☆91Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆28Updated 5 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- gem5 repository to study chiplet-based systems☆70Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- zsim++: an updated and more accurate zsim☆14Updated 6 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 6 months ago
- ☆28Updated 9 months ago
- A simulator integrates ChampSim and Ramulator.☆15Updated 10 months ago