wangziqi2013 / zsim-base
Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)
☆13Updated last year
Related projects: ⓘ
- Artifact, reproducibility, and testing utilites for gem5☆19Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- ☆21Updated 11 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆28Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A fast and scalable x86-64 multicore simulator☆30Updated 3 years ago
- ☆21Updated last month
- ☆18Updated 4 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 8 months ago
- ☆83Updated 7 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆45Updated 4 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆46Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆45Updated 2 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆75Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 6 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- A survey on architectural simulators focused on CPU caches.☆15Updated 4 years ago
- ☆15Updated 3 years ago
- ☆9Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- gem5 Tips & Tricks☆62Updated 4 years ago
- Creating beautiful gem5 simulations☆44Updated 3 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆15Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- CGRA Compilation Framework☆77Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- Tutorial Material from the SST Team☆17Updated 4 months ago