HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such as MemoryNode, Zone, Buddy Allocator etc.); (2) TLB, page table and reversed page table simulations; (3) Implementation of SHMA, a hierarchical hybrid DRAM/NVM memory system that brought DRAM caching issues into…
☆54Mar 22, 2021Updated 4 years ago
Alternatives and similar repositories for HSCC
Users that are interested in HSCC are comparing it to the libraries listed below
Sorting:
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆51May 24, 2022Updated 3 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆63Aug 26, 2017Updated 8 years ago
- A fast and scalable x86-64 multicore simulator☆387Nov 27, 2023Updated 2 years ago
- ☆42Feb 7, 2022Updated 4 years ago
- Blaze: Fast Graph Processing on Fast SSDs (SC'22)☆11Oct 12, 2022Updated 3 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Jan 15, 2015Updated 11 years ago
- SST Architectural Simulation Components and Libraries☆113Feb 21, 2026Updated last week
- ☆11Apr 18, 2020Updated 5 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Jul 23, 2019Updated 6 years ago
- Bioinformatics benchmarking package, based on the original BioBench developed by Albayraktaroglu et al, 2005☆13Dec 13, 2018Updated 7 years ago
- ☆12Oct 9, 2020Updated 5 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆36Nov 9, 2022Updated 3 years ago
- ☆34Feb 29, 2024Updated 2 years ago
- Multiple approaches to statistical simulation for computer architects☆15Jun 1, 2020Updated 5 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Jun 12, 2021Updated 4 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆37Oct 22, 2013Updated 12 years ago
- ☆15Jul 17, 2025Updated 7 months ago
- The Sniper Multi-Core Simulator☆165Oct 18, 2025Updated 4 months ago
- ☆17Sep 15, 2021Updated 4 years ago
- ☆22Jun 4, 2023Updated 2 years ago
- A platform to evaluate techniques used in multicore graph processing.☆37Oct 25, 2018Updated 7 years ago
- A Dataflow library for graph analytics acceleration☆14Dec 15, 2015Updated 10 years ago
- GAP Benchmark Suite☆385Mar 9, 2025Updated 11 months ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆131Feb 13, 2022Updated 4 years ago
- Tutorial Material from the SST Team☆25Aug 5, 2025Updated 6 months ago
- Quartz: A DRAM-based performance emulator for NVM☆162Jul 28, 2019Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆18Jan 23, 2020Updated 6 years ago
- ☆20Nov 14, 2022Updated 3 years ago
- A machine learning-based computer architecture simulator.☆24Aug 2, 2024Updated last year
- ☆23May 29, 2023Updated 2 years ago
- MoSAIC: Modular system for Acceleration Integration MoSAIC