CGCL-codes / HSCC
HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such as MemoryNode, Zone, Buddy Allocator etc.); (2) TLB, page table and reversed page table simulations; (3) Implementation of SHMA, a hierarchical hybrid DRAM/NVM memory system that brought DRAM caching issues into…
☆54Updated 3 years ago
Alternatives and similar repositories for HSCC:
Users that are interested in HSCC are comparing it to the libraries listed below
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆75Updated 5 years ago
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆49Updated 2 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆60Updated 7 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆43Updated 10 months ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆17Updated 9 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆79Updated 5 years ago
- A Comprehensive Benchmark Suite for Graph Computing☆67Updated 5 years ago
- ☆66Updated last year
- Source code for NVAlloc-ASPLOS'22☆31Updated 2 years ago
- ☆120Updated 3 years ago
- An FPGA-based full-stack in-storage computing system.☆36Updated 4 years ago
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 7 years ago
- ☆29Updated 3 years ago
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆39Updated 2 years ago
- VANS: A validated NVRAM simulator☆26Updated last year
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆48Updated 3 months ago
- A place to store the CXL simulator☆137Updated 3 weeks ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- CXL Memory Resource Kit top-level repository☆44Updated 2 years ago
- Graphene: Fine-Grained IO Management for Graph Computing. FAST'17☆20Updated 7 years ago
- Clio, ASPLOS'22.☆72Updated 3 years ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆30Updated 6 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- ☆91Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆32Updated 6 months ago