CGCL-codes / HSCCLinks
HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such as MemoryNode, Zone, Buddy Allocator etc.); (2) TLB, page table and reversed page table simulations; (3) Implementation of SHMA, a hierarchical hybrid DRAM/NVM memory system that brought DRAM caching issues into…
☆55Updated 4 years ago
Alternatives and similar repositories for HSCC
Users that are interested in HSCC are comparing it to the libraries listed below
Sorting:
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆78Updated 6 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 8 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆84Updated 6 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆46Updated 8 years ago
- ☆72Updated 2 years ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆164Updated 2 weeks ago
- A Comprehensive Benchmark Suite for Graph Computing☆70Updated 6 years ago
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆50Updated 3 years ago
- ☆30Updated 4 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 6 months ago
- ☆29Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆83Updated 5 months ago
- ☆20Updated 2 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated 2 months ago
- VANS: A validated NVRAM simulator☆27Updated last year
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆18Updated 5 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆21Updated 9 years ago
- A platform to evaluate techniques used in multicore graph processing.☆37Updated 6 years ago
- SST Architectural Simulation Components and Libraries☆97Updated last week
- A Skew-Resistant Index for Processing-in-Memory☆26Updated 11 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆37Updated last month
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆97Updated 9 months ago