CGCL-codes / HSCCLinks
HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such as MemoryNode, Zone, Buddy Allocator etc.); (2) TLB, page table and reversed page table simulations; (3) Implementation of SHMA, a hierarchical hybrid DRAM/NVM memory system that brought DRAM caching issues into…
☆55Updated 4 years ago
Alternatives and similar repositories for HSCC
Users that are interested in HSCC are comparing it to the libraries listed below
Sorting:
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆77Updated 5 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 7 years ago
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆50Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆47Updated last year
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆81Updated 5 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆18Updated 9 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 10 months ago
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- ☆30Updated 4 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated this week
- ☆70Updated 2 years ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆155Updated last week
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆73Updated 2 months ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆30Updated 7 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 8 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- A Full-System Simulator for CXL-Based SSD Memory System☆26Updated 5 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆34Updated 2 weeks ago
- Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)☆199Updated 7 months ago
- ☆120Updated 4 years ago
- ☆26Updated 2 years ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- A platform to evaluate techniques used in multicore graph processing.☆37Updated 6 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- ☆104Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago