ryanlorica / processing-engine
A Scala w/ Chisel based implementation of a processing engine generator for neural network accelerators.
☆10Updated 6 years ago
Alternatives and similar repositories for processing-engine:
Users that are interested in processing-engine are comparing it to the libraries listed below
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- ☆24Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆27Updated 3 months ago
- ☆40Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- ☆42Updated 3 years ago
- CNN accelerator using NoC architecture☆15Updated 6 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆32Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆25Updated 9 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆19Updated 9 months ago
- sram/rram/mram.. compiler☆30Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- eyeriss-chisel3☆40Updated 2 years ago
- ☆21Updated 4 years ago
- Verilog behavioral description of various memories☆30Updated 2 years ago
- ☆33Updated 3 years ago
- SRAM☆21Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆25Updated 4 years ago