mattbirman / Network-on-Chip-in-VHDLLinks
☆20Updated 13 years ago
Alternatives and similar repositories for Network-on-Chip-in-VHDL
Users that are interested in Network-on-Chip-in-VHDL are comparing it to the libraries listed below
Sorting:
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated 2 weeks ago
- ☆19Updated 11 years ago
- Wishbone SATA Controller☆20Updated 2 weeks ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- ☆24Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- UART models for cocotb☆31Updated last month
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆68Updated 2 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆122Updated this week
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Updated 6 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆31Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- UART cocotb module☆11Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- ☆21Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- Reusable image processing modules in SystemVerilog☆34Updated 8 years ago
- Python interface to PCIE☆40Updated 7 years ago