Alternatives and similar repositories for VerilogCreator:

Users that are interested in VerilogCreator are comparing it to the libraries listed below

• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆170Updated last month
• ZipCPU / vgasim
  A Video display simulator
  ☆160Updated 6 months ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆116Updated 8 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆223Updated 3 months ago
• rubund / graywolf
  ☆109Updated 3 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆168Updated 2 months ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆124Updated last year
• ldoolitt / vhd2vl
  ☆127Updated last month
• hdl-util / sdram-controller
  Generic FPGA SDRAM controller, originally made for AS4C4M16SA
  ☆79Updated 4 years ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆317Updated last month
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆287Updated last year
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆404Updated 2 weeks ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆278Updated this week
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆90Updated 2 years ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆294Updated 3 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆125Updated this week
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆113Updated 2 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆206Updated 2 months ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆65Updated 3 years ago
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆101Updated 4 months ago
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆315Updated 2 weeks ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆92Updated 3 weeks ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆102Updated 7 years ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆388Updated 3 weeks ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆116Updated last year
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆308Updated 3 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆148Updated 6 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 3 months ago
• davidthings / tinyfpga_bx_usbserial
  USB Serial on the TinyFPGA BX
  ☆135Updated 3 years ago