Alternatives and similar repositories for VerilogCreator

Users that are interested in VerilogCreator are comparing it to the libraries listed below

• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 6 years ago
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆70Updated 7 years ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆125Updated 9 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆109Updated 4 months ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆174Updated 7 months ago
• rubund / graywolf
  ☆114Updated 4 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆99Updated 3 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆186Updated last year
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆131Updated last year
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆108Updated last year
• chipforge / StdCellLib
  Copyleftist's Standard Cell Library
  ☆100Updated last year
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆34Updated 3 years ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆79Updated 3 years ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆320Updated 2 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆140Updated 2 years ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 4 years ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆104Updated 8 years ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆73Updated 4 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆103Updated 3 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆55Updated 9 months ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 5 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 4 years ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆120Updated 2 months ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆206Updated 4 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆71Updated 3 years ago
• olofk / corescore
  CoreScore
  ☆171Updated last month
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• featherweight-ip / fwrisc
  Featherweight RISC-V implementation
  ☆53Updated 3 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆107Updated 11 years ago