VerilogCreator is a QtCreator based IDE for Verilog 2005
☆171Aug 8, 2022Updated 3 years ago
Alternatives and similar repositories for VerilogCreator
Users that are interested in VerilogCreator are comparing it to the libraries listed below
Sorting:
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- ☆13Updated this week
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- DCPU-16 emulator written in Squeak/Smalltalk.☆10Jul 16, 2015Updated 10 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Experimental graphic editor for open FPGAs.☆50Mar 29, 2016Updated 9 years ago
- ☆247Aug 12, 2022Updated 3 years ago
- Source code to accompany https://timetoexplore.net☆63Aug 25, 2020Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- This repository contain source code for ngspice and ghdl integration☆34Feb 25, 2026Updated last week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆139Updated this week
- ☆25Jan 16, 2019Updated 7 years ago
- FlowLine2 is a modelling tool supporting Functional Analysis and Business Process Modelling☆16Aug 8, 2022Updated 3 years ago
- Extended and external tests for Verilator testing☆17Feb 26, 2026Updated last week
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆447Feb 26, 2026Updated last week
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Mar 1, 2026Updated last week
- FPGA Odysseus with ULX3S☆69Nov 1, 2023Updated 2 years ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago