rochus-keller / VerilogCreator
VerilogCreator is a QtCreator based IDE for Verilog 2005
☆165Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for VerilogCreator
- A utility for Composing FPGA designs from Peripherals☆168Updated 9 months ago
- A Video display simulator☆155Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month
- VCD file (Value Change Dump) command line viewer☆110Updated last year
- Example LED blinking project for your FPGA dev board of choice☆164Updated 2 months ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆76Updated 4 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆116Updated last year
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆140Updated 8 years ago
- A simple RISC-V processor for use in FPGA designs.☆263Updated 2 months ago
- FuseSoC standard core library☆114Updated 3 weeks ago
- A wishbone controlled scope for FPGA's☆73Updated 10 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆114Updated 8 years ago
- How to set up Xilinx Vivado for source control☆96Updated last month
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- A VHDL frontend for Yosys☆102Updated 7 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆311Updated 3 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆290Updated 3 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆201Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆299Updated last year
- A 32-bit Microcontroller featuring a RISC-V core☆147Updated 6 years ago
- ☆107Updated 3 years ago
- Collection of open-source peripherals in Verilog☆173Updated 2 years ago
- LatticeMico32 soft processor☆102Updated 10 years ago
- FPGA Assembly (FASM) Parser and Generator☆90Updated 2 years ago
- VHDL synthesis (based on ghdl)☆308Updated 4 months ago
- Small footprint and configurable DRAM core☆381Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆201Updated last month
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago