rochus-keller / VerilogCreatorLinks
VerilogCreator is a QtCreator based IDE for Verilog 2005
☆171Updated 3 years ago
Alternatives and similar repositories for VerilogCreator
Users that are interested in VerilogCreator are comparing it to the libraries listed below
Sorting:
- CoreScore☆163Updated 2 months ago
- Free open source EDA tools☆66Updated 6 years ago
- FPGA Assembly (FASM) Parser and Generator☆96Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆184Updated this week
- A utility for Composing FPGA designs from Peripherals☆185Updated 9 months ago
- A Video display simulator☆173Updated 5 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated last year
- ☆112Updated 4 years ago
- Visual Simulation of Register Transfer Logic☆101Updated last month
- Small footprint and configurable embedded FPGA logic analyzer☆189Updated 2 weeks ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- A 32-bit RISC-V soft processor☆315Updated 2 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- How to set up Xilinx Vivado for source control☆108Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- VHDL library 4 FPGAs☆181Updated this week
- Virtual Development Board☆62Updated 3 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago