VerilogCreator is a QtCreator based IDE for Verilog 2005
☆171Aug 8, 2022Updated 3 years ago
Alternatives and similar repositories for VerilogCreator
Users that are interested in VerilogCreator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- Experimental graphic editor for open FPGAs.☆50Mar 29, 2016Updated 10 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- FlowLine2 is a modelling tool supporting Functional Analysis and Business Process Modelling☆16Aug 8, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated 2 weeks ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 7 months ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 6 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Schematic symbol libraries for FPGAs & microcontrollers.☆112Sep 17, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- ☆13Apr 29, 2026Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated last month
- FPGA Odysseus with ULX3S☆69Nov 1, 2023Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- This repository contain source code for ngspice and ghdl integration☆35Feb 25, 2026Updated 3 months ago
- ☆12Jan 19, 2022Updated 4 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 4 years ago