Alternatives and similar repositories for vivado_setup:

Users that are interested in vivado_setup are comparing it to the libraries listed below

• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆221Updated 3 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆507Updated last week
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆124Updated 3 weeks ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆271Updated 9 months ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆170Updated 3 weeks ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆168Updated last month
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆284Updated 11 months ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆294Updated 3 years ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆169Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆387Updated last week
• kevinpt / symbolator
  HDL symbol generator
  ☆186Updated last year
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆200Updated 3 years ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆316Updated 3 weeks ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆408Updated 4 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆276Updated this week
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆124Updated last year
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆307Updated 3 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆266Updated 5 months ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆365Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆655Updated last week
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆134Updated 2 years ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆241Updated 5 years ago
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆227Updated 9 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆117Updated 4 years ago
• davidthings / tinyfpga_bx_usbserial
  USB Serial on the TinyFPGA BX
  ☆135Updated 3 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆165Updated 4 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆159Updated 5 months ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year