jhallen / vivado_setup

Related projects ⓘ

Alternatives and complementary repositories for vivado_setup

• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆169Updated 10 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆115Updated last month
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆282Updated 9 months ago
• pieter3d / simview
  ☆76Updated 8 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆214Updated last month
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆215Updated last month
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆122Updated 10 months ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆308Updated 4 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆165Updated 3 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆185Updated last year
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆263Updated 3 months ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆290Updated 3 years ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆267Updated 7 months ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆347Updated this week
• Digilent / digilent-vivado-scripts
  ☆63Updated 4 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆273Updated this week
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆140Updated last week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆382Updated last month
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated 10 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆375Updated 3 weeks ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆399Updated 9 months ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆169Updated this week
• slaclab / ruckus
  Vivado build system
  ☆71Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆490Updated 10 months ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆226Updated 2 weeks ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆111Updated last year
• ZipCPU / vgasim
  A Video display simulator
  ☆156Updated 4 months ago
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 5 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆192Updated this week