Alternatives and similar repositories for vivado_setup:

Users that are interested in vivado_setup are comparing it to the libraries listed below

• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆223Updated last week
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆170Updated last month
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆126Updated 3 weeks ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆267Updated 6 months ago
• pieter3d / simview
  ☆77Updated 11 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆385Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆225Updated 4 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆288Updated last year
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆117Updated 4 years ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆294Updated 3 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆187Updated 2 years ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆320Updated this week
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆125Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆521Updated 2 weeks ago
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆169Updated 2 weeks ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆280Updated this week
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆372Updated this week
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆275Updated 5 years ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆390Updated last month
• ZipCPU / vgasim
  A Video display simulator
  ☆161Updated 7 months ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆144Updated last week
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆272Updated 10 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆170Updated 2 months ago
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 5 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆177Updated this week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆235Updated last week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆112Updated 2 months ago
• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆173Updated 2 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆663Updated last week