How to set up Xilinx Vivado for source control
☆108Sep 16, 2024Updated last year
Alternatives and similar repositories for vivado_setup
Users that are interested in vivado_setup are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 3D modeling projects implemented while learning & experimenting with FreeCAD☆14Jun 4, 2021Updated 5 years ago
- A git-friendly Vivado wrapper☆248May 21, 2024Updated 2 years ago
- ☆11Apr 25, 2020Updated 6 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago
- Sample minimal Vivado project for Parallella FPGA☆46May 15, 2016Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 6 years ago
- ☆27May 31, 2023Updated 3 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆17Apr 25, 2020Updated 6 years ago
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆24Nov 28, 2025Updated 9 months ago
- Rules for performing tasks related to FPGA development in Bazel.☆12Aug 12, 2021Updated 5 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- SoC for muntjac☆14Jun 18, 2025Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Sep 10, 2020Updated 5 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 5 months ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- ☆36Aug 19, 2020Updated 6 years ago
- 🐚 Embedded serial shell☆20Dec 9, 2024Updated last year
- Dockerfile with Vivado for CI☆63Jun 26, 2017Updated 9 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- ~ Implementation of LSTM ANN in FPGA with VHDL☆10Apr 9, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- stuff that works with the ST Micro STM32F469 and libopencm3☆11Aug 9, 2020Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- ☆14Jul 17, 2020Updated 6 years ago
- ☆59Aug 2, 2022Updated 4 years ago
- Sample Code for “Sequential and Parallel Algorithms and Data Structures -- The Basic Toolbox” Book☆26Nov 11, 2017Updated 8 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆470Sep 13, 2024Updated last year
- Paradox Game data file parser☆12Aug 7, 2020Updated 6 years ago
- Rust reimplementation of PicoDVI for the rp2040 microcontroller☆33Jul 10, 2026Updated last month
- dom-like layout for terminal applications☆13Dec 27, 2020Updated 5 years ago
- ☆78Aug 7, 2026Updated 3 weeks ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago