jhallen / vivado_setupLinks
How to set up Xilinx Vivado for source control
☆108Updated last year
Alternatives and similar repositories for vivado_setup
Users that are interested in vivado_setup are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆153Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- Multi-platform nightly builds of open source FPGA tools☆301Updated 4 years ago
- Small footprint and configurable Ethernet core☆273Updated 3 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆283Updated last year
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆190Updated last week
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- A Video display simulator☆175Updated 8 months ago
- VHDL library 4 FPGAs☆185Updated this week
- A 32-bit RISC-V soft processor☆320Updated 2 weeks ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆253Updated last year
- A simple, basic, formally verified UART controller☆324Updated 2 years ago
- CoreScore☆172Updated 2 months ago
- VHDL synthesis (based on ghdl)☆355Updated last month
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆460Updated last year
- Small footprint and configurable DRAM core☆468Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆209Updated 4 years ago
- HDL symbol generator☆201Updated 3 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- ☆91Updated 4 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆161Updated 10 months ago
- A curated list of awesome resources for HDL design and verification☆169Updated last week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago