How to set up Xilinx Vivado for source control
☆108Sep 16, 2024Updated last year
Alternatives and similar repositories for vivado_setup
Users that are interested in vivado_setup are comparing it to the libraries listed below
Sorting:
- Template for Xilinx Vivado projects☆10Nov 15, 2024Updated last year
- 3D modeling projects implemented while learning & experimenting with FreeCAD☆13Jun 4, 2021Updated 4 years ago
- ☆26May 31, 2023Updated 2 years ago
- A git-friendly Vivado wrapper☆247May 21, 2024Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- Sample minimal Vivado project for Parallella FPGA☆45May 15, 2016Updated 9 years ago
- the actual epiphany backend☆20May 18, 2013Updated 12 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆23Nov 28, 2025Updated 3 months ago
- SoC for muntjac☆13Jun 18, 2025Updated 9 months ago
- ☆10Aug 14, 2015Updated 10 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Sep 10, 2020Updated 5 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Notes on learning to solder and setting up an electronics lab☆26Jan 12, 2021Updated 5 years ago
- LowPower Arduino Countdown Timer☆11Aug 9, 2020Updated 5 years ago
- Dockerfile with Vivado for CI☆63Jun 26, 2017Updated 8 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- ☆36Aug 19, 2020Updated 5 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Rust library for multi-file readahead / dropbehind☆14May 31, 2017Updated 8 years ago
- Build an open source, extremely simple DMA.☆23Feb 17, 2019Updated 7 years ago
- Sample Code for “Sequential and Parallel Algorithms and Data Structures -- The Basic Toolbox” Book☆26Nov 11, 2017Updated 8 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆464Sep 13, 2024Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- C++ snappy stream realisation, compatible with http://github.com/dain/snappy☆16Jul 24, 2024Updated last year
- ☆59Aug 2, 2022Updated 3 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- A nicer HDL.☆98Apr 8, 2017Updated 8 years ago
- ☆17Jan 24, 2024Updated 2 years ago
- ~ Implementation of LSTM ANN in FPGA with VHDL☆10Oct 7, 2019Updated 6 years ago
- 32-bit RISC-V Emulator☆27Feb 23, 2019Updated 7 years ago
- ☆71Jul 24, 2025Updated 7 months ago
- dom-like layout for terminal applications☆13Dec 27, 2020Updated 5 years ago
- My personal library of KiCad schematic symbols and footprints.☆23Sep 27, 2018Updated 7 years ago