jhallen / vivado_setupLinks
How to set up Xilinx Vivado for source control
☆108Updated last year
Alternatives and similar repositories for vivado_setup
Users that are interested in vivado_setup are comparing it to the libraries listed below
Sorting:
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- Small footprint and configurable Ethernet core☆272Updated 2 weeks ago
- VHDL synthesis (based on ghdl)☆353Updated 2 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆189Updated last week
- FuseSoC standard core library☆151Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆282Updated last year
- A Video display simulator☆175Updated 8 months ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- VHDL library 4 FPGAs☆185Updated this week
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Updated last week
- A simple, basic, formally verified UART controller☆321Updated 2 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆460Updated last year
- Experimental flows using nextpnr for Xilinx devices☆253Updated last year
- A 32-bit RISC-V soft processor☆320Updated this week
- FPGA 101 lessons/labs☆402Updated last year
- A wishbone controlled scope for FPGA's☆87Updated 2 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆285Updated 6 years ago
- CoreScore☆171Updated 2 months ago
- A configurable C++ generator of pipelined Verilog FFT cores☆253Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆161Updated 10 months ago
- A curated list of awesome resources for HDL design and verification☆169Updated last week
- A Verilog implementation of DisplayPort protocol for FPGAs☆265Updated 6 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆292Updated 5 years ago
- HDL symbol generator☆200Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated last week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313Updated 2 years ago