jhallen / vivado_setup
How to set up Xilinx Vivado for source control
☆105Updated 6 months ago
Alternatives and similar repositories for vivado_setup:
Users that are interested in vivado_setup are comparing it to the libraries listed below
- A simple, basic, formally verified UART controller☆294Updated last year
- A utility for Composing FPGA designs from Peripherals☆173Updated 3 months ago
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- ☆77Updated last year
- Experimental flows using nextpnr for Xilinx devices☆229Updated 5 months ago
- Example LED blinking project for your FPGA dev board of choice☆172Updated last month
- VHDL synthesis (based on ghdl)☆326Updated last month
- VCD file (Value Change Dump) command line viewer☆115Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- FuseSoC standard core library☆128Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆389Updated last month
- Bus bridges and other odds and ends☆526Updated last month
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆421Updated 6 months ago
- An Open Source configuration of the Arty platform☆128Updated last year
- Small footprint and configurable DRAM core☆400Updated 2 months ago
- HDL symbol generator☆189Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆117Updated 8 years ago
- An abstraction library for interfacing EDA tools☆670Updated this week
- 10Gb Ethernet Switch☆176Updated last week
- VHDL library 4 FPGAs☆175Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆236Updated last week
- A huge VHDL library for FPGA development☆380Updated this week
- A Video display simulator☆162Updated 8 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆304Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆233Updated 11 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆435Updated last week
- A 32-bit RISC-V soft processor☆309Updated last month
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆117Updated 4 years ago