Alternatives and similar repositories for vivado_setup

Users that are interested in vivado_setup are comparing it to the libraries listed below

• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆297Updated 3 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆181Updated 6 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆144Updated last month
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆178Updated last month
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆276Updated last year
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆130Updated last year
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆337Updated last month
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆179Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆244Updated 9 months ago
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆137Updated 3 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆277Updated 10 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆306Updated last year
• ZipCPU / vgasim
  A Video display simulator
  ☆171Updated 2 months ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆252Updated last month
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆292Updated this week
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆242Updated last year
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆311Updated 4 months ago
• olofk / corescore
  CoreScore
  ☆158Updated 5 months ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆124Updated 9 years ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆119Updated 2 years ago
• pieter3d / simview
  ☆79Updated last year
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆420Updated 2 months ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆203Updated 3 years ago
• devbisme / myhdl-resources
  A collection of awesome MyHDL tutorials, projects and third-party tools.
  ☆93Updated 4 years ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆426Updated 2 weeks ago
• kevinpt / symbolator
  HDL symbol generator
  ☆191Updated 2 years ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆153Updated last week
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆115Updated last year
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆436Updated 10 months ago
• Digilent / digilent-vivado-scripts
  ☆69Updated 4 months ago