Alternatives and similar repositories for tarsier-oerv:

Users that are interested in tarsier-oerv are comparing it to the libraries listed below

• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• ziyao233 / barv
  RISC-V VM in Bash
  ☆24Updated 2 weeks ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• jiegec / kb
  My knowledge base
  ☆50Updated this week
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆51Updated 3 weeks ago
• luojia65 / tiaoshi-dashi-sbi
  调试大师：你见过最强的内核调试器
  ☆35Updated 3 years ago
• plctlab / riscv-cluster
  Towards a million-node RISC-V cluster.
  ☆13Updated last month
• chyyuu / thoughts
  ☆42Updated last year
• thu-cs-lab / tanlabs
  Tsinghua Advanced Networking Labs on FPGA
  ☆38Updated 5 months ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• oscomp / proj7-terminus
  可运行OS的RISCV-64的硬件模拟器设计与实现
  ☆22Updated 4 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• Byte-OS / polyhal
  ☆16Updated 3 weeks ago
• rustsbi / rustsbi-k210
  Kendryte K210 SBI support using RustSBI, provides privileged spec 1.12 environment by emulating it using 1.9.1
  ☆36Updated last year
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated last year
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆74Updated 3 weeks ago
• HUST-OS / design-pattern-notes
  各类内核的设计思路
  ☆19Updated 3 years ago
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆15Updated last year
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated last year
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• ruyisdk / ruyi
  RuyiSDK Package Manager
  ☆21Updated this week
• luojia65 / DailySchedule
  ☆23Updated 3 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆38Updated 3 months ago
• wyfcyx / osnotes
  Some notes or translations about operating system or programming language.
  ☆96Updated 5 months ago
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆47Updated 8 months ago
• chenzhiy2001 / code-debug
  Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…
  ☆37Updated last week
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆105Updated 2 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 3 years ago