Alternatives and similar repositories for riscv-cluster:

Users that are interested in riscv-cluster are comparing it to the libraries listed below

• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• jiegec / kb
  My knowledge base
  ☆42Updated last week
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 2 years ago
• cnrv / OSEDA
  Open-Source EDA workshop for RISC-V community
  ☆12Updated 2 years ago
• inclyc / talk-simd-llvm
  Talk about how to add new SIMD extension support, in llvm backend (zh_CN)
  ☆7Updated 2 months ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago
• CircuitCoder / MeoWave
  ☆10Updated last year
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆16Updated 2 months ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• KireinaHoro / khemu
  Binary translation in Rust
  ☆11Updated 4 years ago
• ziyao233 / barv
  RISC-V VM in Bash
  ☆23Updated 10 months ago
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆35Updated last year
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated last year
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• CircuitCoder / mill
  RV32I by cats
  ☆17Updated last year
• revyos / revyos
  Yet another Linux Distro for RISC-V!
  ☆59Updated last week
• CircuitCoder / ld.meow.so
  Toy ELF dynlinker & interp
  ☆10Updated 8 months ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆21Updated last year
• oscomp / proj6-user-level-interrupt
  基于FPGA实现用户态中断硬件机制与优化操作系统内核
  ☆9Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆56Updated 3 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆24Updated 3 weeks ago
• NickCao / cumu
  ☆11Updated last year
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 3 years ago
• chyyuu / zCore-Design
  ☆13Updated 3 years ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆30Updated 10 months ago