risclite / R8051
8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
☆179Updated 5 years ago
Alternatives and similar repositories for R8051:
Users that are interested in R8051 are comparing it to the libraries listed below
- OpenXuantie - OpenE906 Core☆138Updated 10 months ago
- 8051 core☆104Updated 10 years ago
- OpenXuantie - OpenE902 Core☆143Updated 10 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆69Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆82Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- Verilog UART☆163Updated 11 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆155Updated last year
- Verilog implementation of a RISC-V core☆115Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆212Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- SPI Slave for FPGA in Verilog and VHDL☆199Updated 11 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆124Updated 5 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆292Updated last year
- Basic RISC-V Test SoC☆122Updated 6 years ago
- Basic USB-CDC device core (Verilog)☆77Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆278Updated 2 weeks ago
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- USB 2.0 Device IP Core☆66Updated 7 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- SDRAM controller with AXI4 interface☆92Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆445Updated 3 years ago
- LicheeTang 蜂鸟E203 Core☆194Updated 5 years ago
- OpenXuantie - OpenC906 Core☆351Updated 10 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆134Updated 10 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- Opensource DDR3 Controller☆319Updated 2 weeks ago