risclite / R8051Links
8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
☆185Updated 5 years ago
Alternatives and similar repositories for R8051
Users that are interested in R8051 are comparing it to the libraries listed below
Sorting:
- 8051 core☆107Updated 10 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- OpenXuantie - OpenE902 Core☆152Updated last year
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Verilog SPI master and slave☆55Updated 9 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- Verilog UART☆173Updated 12 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆232Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆203Updated last year
- Verilog implementation of a RISC-V core☆121Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆271Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆299Updated 2 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆83Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆129Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- LicheeTang 蜂鸟E203 Core☆196Updated 6 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A simple implementation of a UART modem in Verilog.☆141Updated 3 years ago
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- Basic RISC-V Test SoC☆137Updated 6 years ago
- Arduino compatible Risc-V Based SOC☆153Updated last year
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆158Updated last year
- FPGA display controller with support for VGA, DVI, and HDMI.☆230Updated 5 years ago