8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
☆196Oct 9, 2019Updated 6 years ago
Alternatives and similar repositories for R8051
Users that are interested in R8051 are comparing it to the libraries listed below
Sorting:
- 8051 core☆113Jul 17, 2014Updated 11 years ago
- Yet another free 8051 FPGA core☆37Sep 16, 2018Updated 7 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆53Sep 27, 2014Updated 11 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆91Oct 14, 2020Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆226Aug 25, 2020Updated 5 years ago
- Virtual Machine for 8051☆53May 19, 2021Updated 4 years ago
- MIPS CPU implemented in Verilog☆643Oct 3, 2017Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- ☆35Mar 10, 2021Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- A revival of the TREE-META compiler-compiler.☆15May 15, 2018Updated 7 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- 8051/8052 emulator with curses-based UI☆137May 6, 2024Updated last year
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆94Apr 19, 2018Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- Basic USB-CDC device core (Verilog)☆87May 15, 2021Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆286Jul 28, 2020Updated 5 years ago
- fpga based nes box☆22Sep 20, 2021Updated 4 years ago
- MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD☆233Mar 2, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- Fixed Point Math Library for Verilog☆147Jul 17, 2014Updated 11 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- 8-bit RISC Processor on Logisim☆13Oct 1, 2020Updated 5 years ago