risclite / R8051Links
8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
☆184Updated 5 years ago
Alternatives and similar repositories for R8051
Users that are interested in R8051 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE906 Core☆139Updated 11 months ago
- 8051 core☆107Updated 10 years ago
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆85Updated 4 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆286Updated last month
- Verilog UART☆165Updated 12 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- Verilog implementation of a RISC-V core☆118Updated 6 years ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- USB 2.0 Device IP Core☆67Updated 7 years ago
- SPI Slave for FPGA in Verilog and VHDL☆199Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆127Updated 5 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- WISHBONE SD Card Controller IP Core☆123Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆157Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- A simple implementation of a UART modem in Verilog.☆134Updated 3 years ago