risclite / R8051Links
8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
☆187Updated 5 years ago
Alternatives and similar repositories for R8051
Users that are interested in R8051 are comparing it to the libraries listed below
Sorting:
- 8051 core☆106Updated 11 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆306Updated 3 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 2 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Verilog UART☆177Updated 12 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆84Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- LicheeTang 蜂鸟E203 Core☆197Updated 6 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Verilog implementation of a RISC-V core☆122Updated 6 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- SPI Slave for FPGA in Verilog and VHDL☆208Updated last year
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- OpenXuantie - OpenC906 Core☆362Updated last year
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- turbo 8051☆29Updated 7 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- Basic RISC-V Test SoC☆138Updated 6 years ago
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago