risclite / R8051
8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
☆167Updated 5 years ago
Alternatives and similar repositories for R8051:
Users that are interested in R8051 are comparing it to the libraries listed below
- OpenXuantie - OpenE906 Core☆137Updated 7 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- OpenXuantie - OpenE902 Core☆138Updated 7 months ago
- 8051 core☆102Updated 10 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆77Updated 4 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆225Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆58Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆151Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆113Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆264Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆74Updated 10 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆204Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- Basic RISC-V Test SoC☆111Updated 5 years ago
- Verilog UART☆137Updated 11 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆166Updated last year
- Verilog implementation of a RISC-V core☆108Updated 6 years ago
- SPI Slave for FPGA in Verilog and VHDL☆192Updated 9 months ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆21Updated last year
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆121Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆402Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆239Updated last month
- LicheeTang 蜂鸟E203 Core☆189Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆130Updated 8 months ago
- Opensource DDR3 Controller☆259Updated this week
- OpenXuantie - OpenC906 Core☆337Updated 7 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆279Updated last year