risclite / R8051
8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
☆170Updated 5 years ago
Alternatives and similar repositories for R8051:
Users that are interested in R8051 are comparing it to the libraries listed below
- OpenXuantie - OpenE906 Core☆137Updated 8 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- OpenXuantie - OpenE902 Core☆142Updated 8 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- Verilog UART☆146Updated 11 years ago
- Verilog implementation of a RISC-V core☆109Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- Basic RISC-V Test SoC☆116Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated 11 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆228Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆153Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆252Updated 2 months ago
- 8051 core☆103Updated 10 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- Opensource DDR3 Controller☆279Updated this week
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆288Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆78Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆423Updated 3 years ago
- LicheeTang 蜂鸟E203 Core☆191Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- Verilog SPI master and slave☆50Updated 9 years ago
- USB 2.0 Device IP Core☆61Updated 7 years ago
- SPI Slave for FPGA in Verilog and VHDL☆195Updated 10 months ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago