8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
☆209Oct 9, 2019Updated 7 years ago
Alternatives and similar repositories for R8051
Users that are interested in R8051 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 8051 core☆118Jul 17, 2014Updated 12 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆95Oct 14, 2020Updated 6 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆59Sep 27, 2014Updated 12 years ago
- Yet another free 8051 FPGA core☆40Sep 16, 2018Updated 8 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Virtual Machine for 8051☆54May 19, 2021Updated 5 years ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆20Jan 28, 2022Updated 4 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 6 years ago
- 8-bit RISC Processor on Logisim☆14Oct 1, 2020Updated 6 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆98Apr 19, 2018Updated 8 years ago
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SiCo（矽科）— 基于 Codex CLI 的定制集成电路设计平台智能助手☆26Oct 23, 2026Updated last week
- turbo 8051☆31Aug 30, 2017Updated 9 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated 2 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- MIPS CPU implemented in Verilog☆660Oct 3, 2017Updated 9 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆20Apr 17, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆25Jan 15, 2022Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆95May 15, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆11Jun 28, 2020Updated 6 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- PCI bridge☆20Jul 17, 2014Updated 12 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 4 years ago
- Fixed Point Math Library for Verilog☆151Jul 17, 2014Updated 12 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- 8051/8052 emulator with curses-based UI☆144May 6, 2024Updated 2 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- fpga based nes box☆23Sep 20, 2021Updated 5 years ago
- Arizona State University CSE320☆14Mar 22, 2015Updated 11 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- 8051☆57Oct 1, 2020Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month