risclite / R8051Links
8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
☆188Updated 5 years ago
Alternatives and similar repositories for R8051
Users that are interested in R8051 are comparing it to the libraries listed below
Sorting:
- 8051 core☆107Updated 11 years ago
- OpenXuantie - OpenE906 Core☆140Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- OpenXuantie - OpenE902 Core☆156Updated last year
- Verilog UART☆180Updated 12 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 2 years ago
- Verilog implementation of a RISC-V core☆124Updated 6 years ago
- A simple implementation of a UART modem in Verilog.☆154Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- LicheeTang 蜂鸟E203 Core☆197Updated 6 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆88Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆212Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆311Updated 4 months ago
- WISHBONE SD Card Controller IP Core☆127Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆61Updated 4 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆90Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Basic RISC-V Test SoC☆141Updated 6 years ago
- turbo 8051☆29Updated 8 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- FPGA Logic Analyzer and GUI☆136Updated 2 years ago