FPGA Logic Analyzer and GUI
☆156Dec 29, 2022Updated 3 years ago
Alternatives and similar repositories for enxor-logic-analyzer
Users that are interested in enxor-logic-analyzer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆173Jun 24, 2021Updated 5 years ago
- ☆20Aug 2, 2025Updated 10 months ago
- 本工程用FPGA和python实现一个简单的8路输入 逻辑分析仪☆20Aug 20, 2017Updated 8 years ago
- FPGA-Based Logic Analyzer☆15Apr 18, 2016Updated 10 years ago
- An open source FPGA design for DSLogic☆174Jul 8, 2014Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- KiCad PCB project of Logic Analyzer☆48Jan 3, 2021Updated 5 years ago
- open-source logic analyzer for FPGAs☆101Sep 5, 2018Updated 7 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17May 26, 2021Updated 5 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 2 years ago
- A usb FPGA board based Logic analyzer （逻辑分析仪）☆17Nov 14, 2022Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆191Mar 10, 2024Updated 2 years ago
- C# Oscilloscope Library and GUI (tested with Rigol DS1102E)☆42Apr 10, 2025Updated last year
- WIP Graphics layer and inter IC communication for the Spartan Edge Accelerator fpga/mcu hybrid board☆23Jun 4, 2022Updated 4 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11May 29, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- safe, no-cost and easy-to-use Cpp header to work safely with HW registers☆14Sep 15, 2024Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆68Dec 18, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆382Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 4 months ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆23Jul 30, 2021Updated 4 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Brandon's Semiconductor Simulator☆47Updated this week
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- BlackParrot on Zynq☆55Jun 17, 2026Updated 2 weeks ago
- IR image processing and demo on a Zybo Z7-20 using a Raspberry Pi night vision vamera☆14Aug 30, 2021Updated 4 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- 【例程】国产高云FPGA 开发板及其工程☆49Feb 2, 2026Updated 4 months ago
- Testbenches for HDL projects☆23Jun 17, 2026Updated 2 weeks ago
- Small footprint and configurable embedded FPGA logic analyzer☆204Jun 22, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆34Oct 15, 2024Updated last year
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 7 years ago
- HDL libraries and projects☆1,952Updated this week
- PID controller☆25Jul 17, 2014Updated 11 years ago
- ☆10Updated this week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago