FPGA Logic Analyzer and GUI
☆156Dec 29, 2022Updated 3 years ago
Alternatives and similar repositories for enxor-logic-analyzer
Users that are interested in enxor-logic-analyzer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆20Aug 2, 2025Updated last year
- 本工程用FPGA和python实现一个简单的8路输入逻辑分析仪☆19Aug 20, 2017Updated 9 years ago
- FPGA-Based Logic Analyzer☆15Apr 18, 2016Updated 10 years ago
- An open source FPGA design for DSLogic☆176Jul 8, 2014Updated 12 years ago
- KiCad PCB project of Logic Analyzer☆49Jan 3, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- open-source logic analyzer for FPGAs☆103Sep 5, 2018Updated 8 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 3 years ago
- A usb FPGA board based Logic analyzer （逻辑分析仪）☆18Nov 14, 2022Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Sep 12, 2026Updated last week
- WIP Graphics layer and inter IC communication for the Spartan Edge Accelerator fpga/mcu hybrid board☆23Jun 4, 2022Updated 4 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆70Dec 18, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆390Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆10Aug 27, 2026Updated 3 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆13Jan 15, 2022Updated 4 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆15Jul 16, 2021Updated 5 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- BlackParrot on Zynq☆56Jun 17, 2026Updated 3 months ago
- safe, no-cost and easy-to-use Cpp header to work safely with HW registers☆14Sep 15, 2024Updated 2 years ago
- IR image processing and demo on a Zybo Z7-20 using a Raspberry Pi night vision vamera☆14Aug 30, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Small footprint and configurable embedded FPGA logic analyzer☆207Jul 25, 2026Updated last month
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Testbenches for HDL projects☆23Updated this week
- LiteX based FPGA gateware for Thunderscope.☆31Apr 21, 2026Updated 5 months ago
- HDL libraries and projects☆2,017Updated this week
- 【例程】国产高云FPGA 开发板及其工程☆53Updated this week
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Feb 13, 2020Updated 6 years ago
- FPGA Hardware Simulation Framework☆24Oct 13, 2025Updated 11 months ago
- Hardware for OpenZynqSDR☆20Apr 14, 2026Updated 5 months ago
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆26Jul 5, 2026Updated 2 months ago
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- Vivado诸多IP，包括图像处理等☆233Jul 28, 2024Updated 2 years ago
- PID controller☆25Jul 17, 2014Updated 12 years ago