lekgolo167 / enxor-logic-analyzerLinks
FPGA Logic Analyzer and GUI
☆131Updated 2 years ago
Alternatives and similar repositories for enxor-logic-analyzer
Users that are interested in enxor-logic-analyzer are comparing it to the libraries listed below
Sorting:
- SPI Slave for FPGA in Verilog and VHDL☆199Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆286Updated last month
- SPI Master for FPGA - VHDL and Verilog☆291Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆215Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆78Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Opensource DDR3 Controller☆333Updated last week
- ☆93Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- I2C slave Verilog Design and TestBench☆23Updated 6 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- USB 2.0 Device IP Core☆67Updated 7 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆271Updated last year
- Control and Status Register map generator for HDL projects☆116Updated last week
- Verilog SPI master and slave☆54Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆228Updated 5 years ago
- SPI master and SPI slave for FPGA written in VHDL☆175Updated 4 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆246Updated 2 weeks ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆78Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- Verilog digital signal processing components☆139Updated 2 years ago
- Verilog UART☆165Updated 12 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆127Updated 5 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆114Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago