lekgolo167 / enxor-logic-analyzerLinks
FPGA Logic Analyzer and GUI
☆141Updated 2 years ago
Alternatives and similar repositories for enxor-logic-analyzer
Users that are interested in enxor-logic-analyzer are comparing it to the libraries listed below
Sorting:
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- SPI Master for FPGA - VHDL and Verilog☆302Updated 2 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆325Updated last week
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆284Updated last year
- I2C slave Verilog Design and TestBench☆25Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆255Updated 3 months ago
- Verilog UART☆183Updated 12 years ago
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- ☆106Updated 2 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆241Updated 5 years ago
- Simple UART controller for FPGA written in VHDL☆103Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆234Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆69Updated 3 years ago
- TangPrimer-20K-example project☆214Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆185Updated this week
- Verilog digital signal processing components☆157Updated 2 years ago
- Opensource DDR3 Controller☆389Updated 4 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆75Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago
- Verilog modules required to get the OV7670 camera working☆74Updated 7 years ago